- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄17049 > MPC8313E-RDB (Freescale Semiconductor)BOARD PROCESSOR PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC8313E-RDB |
| 廠商： | Freescale Semiconductor |
| 文件頁(yè)數(shù)： | 86/99頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | BOARD PROCESSOR |
| 產(chǎn)品培訓(xùn)模塊： | MPC8313E PowerQUICC Processor MPC8314/15 Product Overview |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PowerQUICC II™ PRO |
| 類(lèi)型： | MCU |
| 適用于相關(guān)產(chǎn)品： | MPC8313E |
| 所含物品： | 參考設(shè)計(jì)板、軟件和說(shuō)明文檔 |
| 相關(guān)產(chǎn)品： | MPC8313VRAFFB-ND - IC MPU POWERQUICC II PRO 516PBGA MPC8313EZQAFFB-ND - IC MPU POWERQUICC II PRO 516PBGA MPC8313EVRAFFB-ND - IC MPU POWERQUICC II PRO 516PBGA MPC8313ECZQAFFB-ND - IC MPU POWERQUICC II PRO 516PBGA MPC8313ECVRAFFB-ND - IC MPU POWERQUICC II PRO 516PBGA MPC8313CZQAFFB-ND - IC MPU POWERQUICC II PRO 516PBGA MPC8313CVRAFFB-ND - IC MPU POWERQUICC II PRO 516PBGA MPC8313ZQAFF-ND - IC MPU POWERQUICC II PRO 516PBGA MPC8313ZQADD-ND - IC MPU POWERQUICC II PRO 516PBGA MPC8313VRAFF-ND - IC MPU POWERQUICC II PRO 516PBGA 更多... |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)當(dāng)前第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)
MPC8313E PowerQUICC II Pro Processor Hardware Specifications, Rev. 4
Freescale Semiconductor
87
21.3
Heat Sink Attachment
When attaching heat sinks to these devices, an interface material is required. The best method is to use
thermal grease and a spring clip. The spring clip should connect to the printed-circuit board, either to the
board itself, to hooks soldered to the board, or to a plastic stiffener. Avoid attachment forces which would
lift the edge of the package or peel the package from the board. Such peeling forces reduce the solder joint
lifetime of the package. Recommended maximum force on the top of the package is 10 lb (4.5 kg) force.
If an adhesive attachment is planned, the adhesive should be intended for attachment to painted or plastic
surfaces and its performance verified under the application requirements.
21.3.1
Experimental Determination of the Junction Temperature with a
Heat Sink
When heat sink is used, the junction temperature is determined from a thermocouple inserted at the
interface between the case of the package and the interface material. A clearance slot or hole is normally
required in the heat sink. Minimizing the size of the clearance is important to minimize the change in
thermal performance caused by removing part of the thermal interface to the heat sink. Because of the
experimental difficulties with this technique, many engineers measure the heat sink temperature and then
back calculate the case temperature using a separate measurement of the thermal resistance of the
interface. From this case temperature, the junction temperature is determined from the junction to case
thermal resistance.
TJ = TC + (RJC x PD)
where:
TJ = junction temperature (C)
TC = case temperature of the package
RJC = junction-to-case thermal resistance
PD = power dissipation
22 System Design Information
This section provides electrical and thermal design recommendations for successful application of the
MPC8313E SYS_CLK_IN
22.1
System Clocking
The MPC8313E includes three PLLs.
1. The platform PLL (AVDD2) generates the platform clock from the externally supplied
SYS_CLK_IN input in PCI host mode or SYS_CLK_IN/PCI_SYNC_IN in PCI agent mode. The
frequency ratio between the platform and SYS_CLK_IN is selected using the platform PLL ratio
configuration bits as described in Section 20.1, “System PLL Configuration.”
2. The e300 core PLL (AVDD1) generates the core clock as a slave to the platform clock. The
frequency ratio between the e300 core clock and the platform clock is selected using the e300
PLL ratio configuration bits as described in Section 20.2, “Core PLL Configuration.”
3. There is a PLL for the SerDes block.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STD01W-J | WIRE & CABLE MARKERS |
| STD09W-C | WIRE & CABLE MARKERS |
| STD09W-T | WIRE & CABLE MARKERS |
| MLK1005S18NJ | INDUCTOR MULTILAYER 18NH 0402 |
| STD02W-R | WIRE & CABLE MARKERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC8313E-RDBB | 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 CPU BOARD VER 2.1 RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類(lèi)型:I2C, SPI, USB 工作電源電壓: |
| MPC8313E-RDBB | 制造商:Freescale Semiconductor 功能描述:; LEADED PROCESS COMPATIBLE:YES; PEAK RE |
| MPC8313E-RDBC | 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 8313E CPU board Ver 2.2 RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類(lèi)型:I2C, SPI, USB 工作電源電壓: |
| MPC8313EVRADD | 制造商:Freescale Semiconductor 功能描述:MPC83XX RISC 32-BIT 90NM 333MHZ 1V/1.8V/2.5V/3.3V 516-PIN TE - Trays |
| MPC8313EVRADDB | 功能描述:微處理器 - MPU PBGA W/ ENCR RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類(lèi)型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。