- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17049 > MPC8313E-RDB (Freescale Semiconductor)BOARD PROCESSOR PDF資料下載
參數(shù)資料
| 型號(hào)： | MPC8313E-RDB |
| 廠商： | Freescale Semiconductor |
| 文件頁(yè)數(shù)： | 87/99頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | BOARD PROCESSOR |
| 產(chǎn)品培訓(xùn)模塊： | MPC8313E PowerQUICC Processor MPC8314/15 Product Overview |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PowerQUICC II™ PRO |
| 類型： | MCU |
| 適用于相關(guān)產(chǎn)品： | MPC8313E |
| 所含物品： | 參考設(shè)計(jì)板、軟件和說(shuō)明文檔 |
| 相關(guān)產(chǎn)品： | MPC8313VRAFFB-ND - IC MPU POWERQUICC II PRO 516PBGA MPC8313EZQAFFB-ND - IC MPU POWERQUICC II PRO 516PBGA MPC8313EVRAFFB-ND - IC MPU POWERQUICC II PRO 516PBGA MPC8313ECZQAFFB-ND - IC MPU POWERQUICC II PRO 516PBGA MPC8313ECVRAFFB-ND - IC MPU POWERQUICC II PRO 516PBGA MPC8313CZQAFFB-ND - IC MPU POWERQUICC II PRO 516PBGA MPC8313CVRAFFB-ND - IC MPU POWERQUICC II PRO 516PBGA MPC8313ZQAFF-ND - IC MPU POWERQUICC II PRO 516PBGA MPC8313ZQADD-ND - IC MPU POWERQUICC II PRO 516PBGA MPC8313VRAFF-ND - IC MPU POWERQUICC II PRO 516PBGA 更多... |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)當(dāng)前第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)
MPC8313E PowerQUICC II Pro Processor Hardware Specifications, Rev. 4
88
Freescale Semiconductor
22.2
PLL Power Supply Filtering
Each of the PLLs listed above is provided with power through independent power supply pins (AVDD1,
AVDD2, and SDAVDD, respectively). The AVDD level should always be equivalent to VDD, and preferably
these voltages are derived directly from VDD through a low frequency filter scheme such as the following.
There are a number of ways to reliably provide power to the PLLs, but the recommended solution is to
provide independent filter circuits as illustrated in Figure 58, one to each of the five AVDD pins. By
providing independent filters to each PLL the opportunity to cause noise injection from one PLL to the
other is reduced.
This circuit is intended to filter noise in the PLLs resonant frequency range from a 500 kHz to 10 MHz
range. It should be built with surface mount capacitors with minimum effective series inductance (ESL).
Consistent with the recommendations of Dr. Howard Johnson in High Speed Digital Design: A Handbook
of Black Magic (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over a
single large value capacitor.
Each circuit should be placed as close as possible to the specific AVDD pin being supplied to minimize
noise coupled from nearby circuits. It should be possible to route directly from the capacitors to the AVDD
pin, which is on the periphery of package, without the inductance of vias.
This figure shows the PLL power supply filter circuits.
Figure 58. PLL Power Supply Filter Circuit
The SDAVDD signal provides power for the analog portions of the SerDes PLL. To ensure stability of the
internal clock, the power supplied to the PLL is filtered using a circuit like the one shown in Figure 59.
For maximum effectiveness, the filter circuit should be placed as closely as possible to the SDAVDD ball
to ensure it filters out as much noise as possible. The ground connection should be near the SDAVDD ball.
The 0.003-F capacitor is closest to the ball, followed by the two 2.2-F capacitors, and finally the 1-
resistor to the board supply plane. The capacitors are connected from traces from SDAVDD to the ground
plane. Use ceramic chip capacitors with the highest possible self-resonant frequency. All traces should be
kept short, wide, and direct.
Figure 59. SerDes PLL Power Supply Filter Circuit
Note the following:
SDAVDD should be a filtered version of XCOREVDD.
VDD
AVDD1 and AVDD2
10
2.2 F
Low ESL Surface Mount Capacitors
Note:
1. An 0805 sized capacitor is recommended for system initial bring-up.
XCOREVDD
SDAVDD
SDAVSS
2.2 F1
0.003 F
1.0
2.2 F1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| STD01W-J | WIRE & CABLE MARKERS |
| STD09W-C | WIRE & CABLE MARKERS |
| STD09W-T | WIRE & CABLE MARKERS |
| MLK1005S18NJ | INDUCTOR MULTILAYER 18NH 0402 |
| STD02W-R | WIRE & CABLE MARKERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC8313E-RDBB | 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 CPU BOARD VER 2.1 RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| MPC8313E-RDBB | 制造商:Freescale Semiconductor 功能描述:; LEADED PROCESS COMPATIBLE:YES; PEAK RE |
| MPC8313E-RDBC | 功能描述:開(kāi)發(fā)板和工具包 - 其他處理器 8313E CPU board Ver 2.2 RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| MPC8313EVRADD | 制造商:Freescale Semiconductor 功能描述:MPC83XX RISC 32-BIT 90NM 333MHZ 1V/1.8V/2.5V/3.3V 516-PIN TE - Trays |
| MPC8313EVRADDB | 功能描述:微處理器 - MPU PBGA W/ ENCR RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。