- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25632 > MPC96877EP (MOTOROLA INC) PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC40 PDF資料下載
參數(shù)資料
| 型號： | MPC96877EP |
| 廠商： | MOTOROLA INC |
| 元件分類： | 時(shí)鐘及定時(shí) |
| 英文描述： | PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC40 |
| 封裝： | 6 X 6 MM, 0.50 MM PITCH, LEAD FREE, MO-220VJJD-2, MLF-40 |
| 文件頁數(shù)： | 13/16頁 |
| 文件大?。?/td> | 221K |
| 代理商： | MPC96877EP |
MPC96877
MOTOROLA
6
TIMING SOLUTIONS
NOTE: 1. Total IDD = IDDQ + IADD = FCK* CPD * VDDQ, solving for CPD = (IDDQ + IADD)/(FCK * VDDQ) where FCK is the input Frequency, VDDQ is the
power supply and CPD is the Power Dissipation Capacitance.
Table 5. Electrical Characteristics over Recommended Free-Air Operating Temperature Range
Description
Parameter
Affected Pins
Test Conditions
AVDD, VDDQ
Min
Max
Unit
All inputs
VIK
II = –18mA
1.7 V
–1.2
V
High output voltage
VOH
IOH = –100 A
1.7 to 1.9 V
VDDQ–0.2
V
IOH = –9 mA
1.7 V
1.1
Low output voltage
VOL
IOL = 100 A
1.7 to 1.9 V
0.1
V
IOL = 9 mA
1.7 V
0.6
Output disable current
IODL
OE = L, VODL = 100 mV
1.7 V
100
A
Output differential voltage
VOD
1.7 V
0.5
V
Input leakage current
II
CK, CK
VI = VDDQ or GND
1.9 V
± 250
A
OE, OS, FBIN, FBIN
VI = VDDQ or GND
1.9 V
± 10
Static supply current IDDQ + IADD
IDDLD
CK and CK = L
1.9 V
500
A
Dynamic Supply current
IDDQ + IADD, see Note 1 for CPD
calculation
IDD
CK and CK = 270 MHz
all outputs open
1.9 V
300
mA
Table 6. Timing Requirements over Recommended Free-Air Operating Temperature Range
Timing Requirements
AVDD, VDDQ = 1.8 V ± 0.1 V
Unit
Min
Max
Operating clock frequency1 2
1.
The PLL must be able to handle spread spectrum induced skew.
2.
Operating clock frequency indicates a range over which the PLL must be able to lock, but in which it is not required to meet the other timing
parameters. (Used for low speed system debug.)
125
340
MHz
Application clock frequency1 3
3.
Application clock frequency indicates a range over which the PLL must meet all timing parameters.
160
340
MHz
Input clock duty cycle
40
60
%
Stabilization time4
4.
Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal after power
up. During normal operation, the stabilization time is also the time required for the integrated PLL circuit to obtain phase lock of its feedback
signal to its reference signal when CK and CK go to a logic low state, enter the power-down mode and later return to active operation. CK and
CK may be left floating after they have been driven low for one complete clock cycle.
15
s
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC97R73FA | PLL BASED CLOCK DRIVER, 12 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| MPC9892FA | PLL BASED CLOCK DRIVER, 5 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP32 |
| MPC9991FA | PLL BASED CLOCK DRIVER, 13 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52 |
| MQ80C154-16P883R | 8-BIT, 16 MHz, MICROCONTROLLER, CQFP44 |
| 952100202 | 8-BIT, 30 MHz, MICROCONTROLLER, CQCC44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MPC96877VK | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 DDR2 PLL RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC96877VKR2 | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 DDR2 PLL RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| MPC970 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:LOW VOLTAGE PLL CLOCK DRIVER |
| MPC972 | 制造商:Motorola Inc 功能描述: |
| MPC972FA | 制造商:Freescale Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。