參數(shù)資料
型號: MQ80C52CXXX-20/883R
廠商: ATMEL CORP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQFP44
封裝: CERAMIC, QFP-44
文件頁數(shù): 66/101頁
文件大?。?/td> 3398K
代理商: MQ80C52CXXX-20/883R
90
8168C-MCU Wireless-02/10
AT86RF212
Register 0x09 (CCA_THRES):
This register is relevant for the ED threshold when using LBT.
Table 6-37. Register 0x09 (CCA_THRES)
Bit
7
6
5
4
Name
Reserved
Read/Write
R/W
Reset Value
0
1
Bit
3
2
1
0
Name
CCA_ED_THRES
Read/Write
R/W
Reset Value
0
1
Bit 7:4 – Reserved
Bit 3:0 – CCA_ED_THRES
For CCA_MODE = 1, a busy channel is indicated if the measured received power is
above (RSSI_BASE_VAL + 2.07
CCA_ED_THRES) [dBm]. CCA_MODE = 0 and 3 are
logically related to this result.
Register 0x17 (XAH_CTRL_1):
This register is relevant for enabling or disabling the LBT mode.
Table 6-38. Register 0x17 (XAH_CTRL_1)
Bit
7
6
5
4
Name
Reserved
CSMA_LBT_MODE
AACK_FLTR_RES_FT
AACK_UPLD_RES_FT
Read/Write
R/W
Reset Value
0
Bit
3
2
1
0
Name
Reserved
AACK_ACK_TIME
AACK_PROM_MODE
Reserved
Read/Write
R
R/W
R
Reset Value
0
Bit 7 – Reserved
Bit 6 – CSMA_LBT_MODE
If set to 0 (default), CSMA-CA algorithm is used during TX_ARET for clear channel
assessment. Otherwise, the LBT specific listening mode is applied.
Bit 5:4 – AACK_FLTR_RES_FT, AACK_UPLD_RES_FT
Refer to section 5.2.6.
Bit 3 – Reserved
Bit 2:1 – AACK_ACK_TIME, AACK_PROM_MODE
Refer to sections 5.2.6 and 5.2.3.3.
Bit 0 – Reserved
相關(guān)PDF資料
PDF描述
MJ80C31U-36:D MICROCONTROLLER
R80C52XXX-12SHXXX 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44
MQ80C32-12SBR 8-BIT, 12 MHz, MICROCONTROLLER, CQFP44
IF180C52XXX-36D 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQFP44
IV80C32XXX-36 8-BIT, 36 MHz, MICROCONTROLLER, PQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MQ82370-20 制造商:Rochester Electronics LLC 功能描述:- Bulk
MQ8238020 制造商:Intel 功能描述:CONTROLLER: OTHER
MQ82380-20 制造商:Rochester Electronics LLC 功能描述:- Bulk
MQ82380-20/R 制造商:Rochester Electronics LLC 功能描述:
MQ82592 制造商:Rochester Electronics LLC 功能描述:- Bulk