參數(shù)資料
型號(hào): MQ80C52TXXX-16SHXXX:RD
廠商: TEMIC SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 16 MHz, MICROCONTROLLER, CQFP44
文件頁(yè)數(shù): 45/83頁(yè)
文件大小: 8336K
41
8021G–AVR–03/11
ATmega329P/3290P
9.10.6
Port Pins
When entering a sleep mode, all port pins should be configured to use minimum power. The
most important is then to ensure that no pins drive resistive loads. In sleep modes where both
the I/O clock (clk
I/O) and the ADC clock (clkADC) are stopped, the input buffers of the device will
be disabled. This ensures that no power is consumed by the input logic when not needed. In
some cases, the input logic is needed for detecting wake-up conditions, and it will then be
enabled. Refer to the section ”Digital Input Enable and Sleep Modes” on page 67 for details on
which pins are enabled. If the input buffer is enabled and the input signal is left floating or have
an analog signal level close to V
CC/2, the input buffer will use excessive power.
For analog input pins, the digital input buffer should be disabled at all times. An analog signal
level close to V
CC/2 on an input pin can cause significant current even in active mode. Digital
input buffers can be disabled by writing to the Digital Input Disable Registers (DIDR1 and
9.10.7
JTAG Interface and On-chip Debug System
If the On-chip debug system is enabled by the OCDEN Fuse and the chip enter Power down or
Power save sleep mode, the main clock source remains enabled. In these sleep modes, this will
contribute significantly to the total current consumption. There are three alternative ways to
avoid this:
Disable OCDEN Fuse.
Disable JTAGEN Fuse.
Write one to the JTD bit in MCUCR.
The TDO pin is left floating when the JTAG interface is enabled while the JTAG TAP controller is
not shifting data. If the hardware connected to the TDO pin does not pull up the logic level,
power consumption will increase. Note that the TDI pin for the next device in the scan chain con-
tains a pull-up that avoids this problem. Writing the JTD bit in the MCUCR register to one or
leaving the JTAG fuse unprogrammed disables the JTAG interface.
相關(guān)PDF資料
PDF描述
MC80C52TXXX-12 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CDIP40
MC88LV926DW 88LV SERIES, PLL BASED CLOCK DRIVER, 4 TRUE OUTPUT(S), 1 INVERTED OUTPUT(S), PDSO20
MC9328MX21SCVM 32-BIT, 266 MHz, MICROPROCESSOR, PBGA289
MC9S08AC16CFJE 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQFP32
MC9S08AC15MFDE 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, QCC48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MQ82370-20 制造商:Rochester Electronics LLC 功能描述:- Bulk
MQ8238020 制造商:Intel 功能描述:CONTROLLER: OTHER
MQ82380-20 制造商:Rochester Electronics LLC 功能描述:- Bulk
MQ82380-20/R 制造商:Rochester Electronics LLC 功能描述:
MQ82592 制造商:Rochester Electronics LLC 功能描述:- Bulk