參數(shù)資料
型號(hào): MS622424
廠商: Mosel Vitelic, Corp.
英文描述: HIGH PERFORMANCE 8K x 24 BIT CMOS COLOR MAP
中文描述: 高性能8K的× 24位CMOS彩色地圖
文件頁(yè)數(shù): 10/11頁(yè)
文件大?。?/td> 70K
代理商: MS622424
8-10
MS622424
MOSEL V ITELIC
MS622424 Rev. 1.0 January 1995
Timing Waveforms of Pixel Port, CBLANKB, and RESET
CLOCK.IN
1
2
3
5
4
PIXIN0-23
PIX.RGB0-1
PIPE.IN0-3
CBLANKB
POUT0-23
PIPE.OUT0-3
6
RSB
7
AC Characteristics
At recommended operating conditions, unless otherwise noted.
-60
-70
-80
Symbol
Parameter
Min. Typ.
Max.
Min.
Typ.
Max.
Min. Typ. Max. Unit Notes
1
CLOCK.IN Cycle Time
16.7
14.3
12.5
ns
2
CLOCK.IN Pulse Width high
6.0
5.0
4.0
ns
3
CLOCK.IN Pulse Width low
6.0
5.0
4.0
ns
4
Pixel Data Set-up before CLOCK.IN high
2.0
1.0
1.0
ns
5
Pixel Data Hold after CLOCK.IN high
PIXIN0-23
PIX.RGB0-1
PIPE.IN0-3
CBLANKB
4.0
4.0
6.0
3.0
3.0
3.0
5.0
1.5
2.5
2.5
4.0
1.5
ns
ns
ns
ns
6
CLOCK.IN high to Data out
6.0
12.0
5.0
10.0
4.0
9.0
ns
7
RSB Pulse width Low
35.0
30.0
25.0
ns
1
NOTES:
1. This signal can be completely asynchronous to the Pixel Port and the MPU Port.
相關(guān)PDF資料
PDF描述
MS7200L 256 x 9, 512 x 9, 1K x 9 CMOS FIFO
MS7201AL Dual-port Static RAM Based CMOS First-In/First-Out (FIFO) Memories Organized(基于雙端口靜態(tài)RAM的CMOS先進(jìn)先出存儲(chǔ)器)
MS7202AL Dual-port Static RAM Based CMOS First-In/First-Out (FIFO) Memories Organized(基于雙端口靜態(tài)RAM的CMOS先進(jìn)先出存儲(chǔ)器)
MSA1AA001 Coils/Delay Lines
MSA240 PULSE WIDTH MODULATION AMPLIFIER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MS62256 制造商:MOSEL 制造商全稱:MOSEL 功能描述:32K x 8 CMOS Static RAM
MS62256A-25NC 制造商:Mosel Vitelic Corporation 功能描述:Static RAM, 32Kx8, 28 Pin, Plastic, DIP
MS62256A-35NC 制造商:Mosel Vitelic Corporation 功能描述:Static RAM, 32Kx8, 28 Pin, Plastic, DIP
MS62256A-45PC 制造商:Mosel Vitelic Corporation 功能描述:Static RAM, 32Kx8, 28 Pin, Plastic, DIP
MS62256CLL-70PC 制造商:Mosel Vitelic Corporation 功能描述:Static RAM, 32Kx8, 28 Pin, Plastic, DIP