參數資料
型號： MSC8256SVT800B
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 數字信號處理
英文描述： 0-BIT, OTHER DSP, PBGA783
封裝： 29 X 29 MM, LEAD FREE, PLASTIC, FCBGA-783
文件頁數： 35/68頁
文件大?。?/td> 910K
代理商： MSC8256SVT800B
MSC8256 Six-Core Digital Signal Processor Data Sheet, Rev. 3
Electrical Characteristics
Freescale Semiconductor
40
Table 22 provides the DDR2 differential specifications for the differential signals MDQS/MDQS and MCK/MCK.
Table 23 provides the DDR3 differential specifications for the differential signals MDQS/MDQS and MCK/MCK.
2.6.2
HSSI AC Timing Specifications
The following subsections define the AC timing requirements for the SerDes reference clocks, the PCI Express data lines, the
Serial RapidIO data lines, and the SGMII data lines.
2.6.2.1
AC Requirements for SerDes Reference Clock
Table 24 lists AC requirements for the SerDes reference clocks.
Note:
Specifications are valid at the recommended operating conditions listed in Table 3.
Table 22. DDR2 SDRAM Differential Electrical Characteristics
Parameter
Symbol
Min
Max
Unit
Input AC differential cross-point voltage
VIXAC
0.5
× GVDD – 0.175
0.5
× GVDD + 0.175
V
Output AC differential cross-point voltage
VOXAC
0.5
× GVDD – 0.125
0.5
× GVDD + 0.125
V
Table 23. DDR3 SDRAM Differential Electrical Characteristics
Parameter
Symbol
Min
Max
Unit
Input AC differential cross-point voltage
VIXAC
0.5
× GVDD – 0.150
0.5
× GVDD + 0.150
V
Output AC differential cross-point voltage
VOXAC
0.5
× GVDD – 0.115
0.5
× GVDD + 0.115
V
Table 24. SR[1–2]_REF_CLK and SR[1–2]_REF_CLK Input Clock Requirements
Parameter
Symbol
Min
Typical
Max
Units
Notes
SR[1–2]_REF_CLK/SR[1–2]_REF_CLK
frequency range
tCLK_REF
—
100/125
—
MHz
1
SR[1–2]_REF_CLK/SR[1–2]_REF_CLK clock
frequency tolerance
tCLK_TOL
–350
—
350
ppm
—
SR[1–2]_REF_CLK/SR[1–2]_REF_CLK
reference clock duty cycle (measured at 1.6 V)
tCLK_DUTY
40
50
60
%
—
SR[1–2]_REF_CLK/SR[1–2]_REF_CLK max
deterministic peak-peak jitter at 10-6 BER
tCLK_DJ
——
42
ps
—
SR[1–2]_REF_CLK/SR[1–2]_REF_CLK total
reference clock jitter at 10-6 BER (peak-to-peak
jitter at ref_clk input)
tCLK_TJ
——
86
ps
2
SR[1–2]_REF_CLK/SR[1–2]_REF_CLK
rising/falling edge rate
tCLKRR/tCLKFR
1—4
V/ns
3
Differential input high voltage
VIH
200
—
mV
4
Differential input low voltage
VIL
—
–200
mV
4
Rising edge rate (SR[1–2]_REF_CLK) to falling
edge rate (SR[1–2]_REF_CLK) matching
Rise-Fall
Matching
——
20
%
5, 6
相關PDF資料
PDF描述
MSC8256TVT800B 0-BIT, OTHER DSP, PBGA783
MSC8256SVT1000B 0-BIT, OTHER DSP, PBGA783
MSM5547RS 0 TIMER(S), REAL TIME CLOCK, PDIP42
MSM58321RS 0 TIMER(S), REAL TIME CLOCK, PDIP16
MSM6052GS 4-BIT, MROM, MICROCONTROLLER, PQFP44
相關代理商/技術參數
參數描述
MSC8256TAG1000B 制造商:Freescale Semiconductor 功能描述:STARCORE DSP, 6X 1GHZ SC3850 CORES, DDR2/3, SRIO, PCIE, QE, - Trays 制造商:Freescale Semiconductor 功能描述:IC DSP 6X 1GHZ SC3850 783FCBGA
MSC8256TVT1000B 功能描述:數字信號處理器和控制器 - DSP, DSC DSPStarcore 6-core RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
MSC8256TVT800B 功能描述:數字信號處理器和控制器 - DSP, DSC DSPStarcore 6-core RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
MSC83301 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
MSC83303 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*