- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378017 > MSM7581 (OKI SEMICONDUCTOR CO., LTD.) ITU-T G.721 4ch ADPCM TRANSCODER PDF資料下載
參數(shù)資料
| 型號： | MSM7581 |
| 廠商： | OKI SEMICONDUCTOR CO., LTD. |
| 英文描述： | ITU-T G.721 4ch ADPCM TRANSCODER |
| 中文描述： | ITU - T的G.721 4路差分PcM碼器 |
| 文件頁數(shù)： | 6/18頁 |
| 文件大?。?/td> | 165K |
| 代理商： | MSM7581 |
6/18
Semiconductor
MSM7581
SIA1, SOA1
ADPCM serial data input (SIA1) and output (SOA1) pins for Channel 1.
SOA1 is an open-drain pin and enters to the high impedance state after outputting a continuous
4-bit serial data stream. When the data-through mode is selected, SOA1 enters to the high
impedance state after outputting an 8-bit serial data stream.
SIA2, SOA2
ADPCM serial data input (SIA2) and output (SOA2) pins for Channel 2.
These pins function the same as SIA1 and SOA1.
SIA3, SOA3
ADPCM serial data input (SIA3) and output (SOA3) pins for Channel 3.
These pins function the same as SIA1 and SOA1.
SIA4, SOA4
ADPCM serial data input (SIA4) and output (SOA4) pins for Channel 4.
These pins function the same as SIA1 and SOA1.
SYXA1 - 4 , SYRA1 - 4
SYXA1, SYXA2, SYXA3, and SYXA4 are synchronous signal input pins to define ADPCM data
input and output timings for Channel 1 (SIA1, SOA1), Channel 2 (SIA2, SOA2), Channel 3 (SIA3,
SOA3), and Channel 4 (SIA4, SOA4), respectively.
Therefore, PCM data interfaces can be used at a mutually independent timing except some
timing.
Since master clocks are generated by the internal PLL using SYXA1 to SYXA4, a synchronous
signal should be input to these pins.
Note: When PCM and ADPCM data interfaces are used at a mutually independent timing, the
timing described in "Note on Usage" should not be used.
DET1, DET2, DET3, DET4
Special ADPCM input data pattern detect pins.
When detecting a 4-bit continuous "0" pattern at the ADPCM input pins Channel 1 (SIA1),
Channel 2 (SIA2), Channel 3 (SIA3), and Channel 4 (SIA4), DET (1 - 4) goes from a digital "0" to
a digital "1" state.
A digital "1" is output at the rising edge of the clock. The fourth data bit (LSB) is clocked into the
register by the bit clock (BCKA 1 - 4) and held there until the rising edge in the next time frame.
When detecting the special data pattern in the next time frame, the digital "1" on the pins DET
(1 - 4) is remains.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSM7582 | pie/4 Shift QPSK MODEM |
| MSM7582B | pie/4 Shift QPSK MODEM |
| MSM7583GS-BK | pie/4 Shift QPSK MODEM |
| MSM7583 | pie/4 Shift QPSK MODEM |
| MSM7584C | π/4 Shift QPSK MODEM(π/4移動QPSK調(diào)制解調(diào)器/ADPCM編碼譯碼器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSM7582 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:pie/4 Shift QPSK MODEM |
| MSM7582B | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:pie/4 Shift QPSK MODEM |
| MSM7583 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:pie/4 Shift QPSK MODEM |
| MSM7583GS-BK | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:pie/4 Shift QPSK MODEM |
| MSM7584C | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:pi /4 Shift QPSK MODEM/ADPCM CODEC |
發(fā)布緊急采購，3分鐘左右您將得到回復。