- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69040 > MT8952BS (ZARLINK SEMICONDUCTOR INC) 1 CHANNEL(S), 2.5M bps, SERIAL COMM CONTROLLER, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | MT8952BS |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1 CHANNEL(S), 2.5M bps, SERIAL COMM CONTROLLER, PDSO28 |
| 封裝： | 0.300 INCH, MS-013AE, SOIC-28 |
| 文件頁數(shù)： | 32/32頁 |
| 文件大?。?/td> | 602K |
| 代理商： | MT8952BS |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當前第32頁
MT8952B
Data Sheet
9
Zarlink Semiconductor Inc.
Table 4 - Receive FIFO Status
Tx FIFO Status: These two bits (D3 and D2) indicate the status of transmit FIFO as shown in Table 5.
Table 5 - Transmit FIFO Status
The Tx FIFO status bits are updated in the same manner as the Rx FIFO bits, except that in external timing mode,
and in internal 2.048 Mbps timing mode, the Tx FIFO status bits are updated after two falling edges of the CKi or the
C2i signal (see the section on Transmit Operation - Normal Packets).
Receive Data Register (Read)
Reading the Receive Data Register (Figure 5) puts the first byte from the receive FIFO on the data bus. The first bit
of the data received on the serial input (CDSTi) is considered to be the LSB and is available on D0 of the data bus.
Figure 5 - Receive Data Register
Transmit Data Register (Write)
Writing to Transmit Data Register (Figure 6) puts the data present on the data bus into the transmit FIFO. The LSB
(D0) is transmitted first.
Figure 6 - Transmit Data Register
Control Register (Read/Write)
The Control Register (Figure 7) is used for general purpose control of the HDLC Protocol Controller. The bits
contained in this register and their functions are described below.
Rx FIFO
Status Bits
Status
D5
D4
0
Rx FIFO Empty
0
1
Less than or equal to 14 bytes
1
0
Rx FIFO Full
1
Greater than or equal to 15 bytes
Tx FIFO
Status Bits
Status
D3
D2
0
Tx FIFO Full
0
1
Greater than or equal to 5 bytes
1
0
Tx FIFO Empty
1
Less than or equal to 4 bytes
D7
D6
D5
D4
D3
D2
D1
D0
RD7
RD6
RD5
RD4
RD3
RD2
RD1
RD0
D7
D6
D5
D4
D3
D2
D1
D0
TD7
TD6
TD5
TD4
TD3
TD2
TD1
TD0
相關PDF資料 |
PDF描述 |
|---|---|
| MT8952BPR | 1 CHANNEL(S), 2.5M bps, SERIAL COMM CONTROLLER, PQCC28 |
| MT8952BP1 | 1 CHANNEL(S), 2.5M bps, SERIAL COMM CONTROLLER, PQCC28 |
| MTA41110/P | SPECIALTY MICROPROCESSOR CIRCUIT, PDIP18 |
| MTA41110/SO | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO18 |
| MTR80C186-12 | 16-BIT, 12.5 MHz, MICROPROCESSOR, CQCC68 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MT8952BS1 | 制造商:Microsemi Corporation 功能描述:PB FREE HDLC PROTOCOL CONTROLLER - Rail/Tube 制造商:Zarlink Semiconductor Inc 功能描述:PB FREE HDLC PROTOCOL CONTROLLER |
| MT8960 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Integrated PCM Filter Codec |
| MT8960AE | 制造商:ZARLINK 功能描述: |
| MT8960AE1 | 制造商:Microsemi Corporation 功能描述:AUD CODEC 1ADC / 1DAC 18PDIP - Rail/Tube |
| MT8961 | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:ISO2-CMOS Integrated PCM Filter Codec |
發(fā)布緊急采購，3分鐘左右您將得到回復。