- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359243 > MVTX2602 (Zarlink Semiconductor Inc.) Managed 24 Port 10/100 Mbps Ethernet Switch PDF資料下載
參數(shù)資料
| 型號(hào)： | MVTX2602 |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | Managed 24 Port 10/100 Mbps Ethernet Switch |
| 中文描述： | 管理的24端口10/100 Mbps以太網(wǎng)交換機(jī) |
| 文件頁(yè)數(shù)： | 15/147頁(yè) |
| 文件大?。?/td> | 924K |
| 代理商： | MVTX2602 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)
MVTX2602
Data Sheet
15
Zarlink Semiconductor Inc.
The parameters are contained in 8-bit configuration registers. The MVTX2602 allows indirect access to these
registers, as follows:
If operating in 8-bits interface mode, two “index” registers (addresses 000 and 001) need to be written to indicate
the desired 8-bit register address. In 16-bit mode only one register (address 000) needs to be written for the desired
16-bit register address.
To indirectly configure the register addressed by the two index registers, a “configure data” register (address 010)
must be written with the desired 8-bit data.
Similarly, to read the value in the register addressed by the two index registers, the “configure data” register can now
simply be read.
In summary, access to the many internal registers is carried out simply by directly accessing only three registers –
two registers to indicate the address of the desired parameter and one register to read or write a value. As there is
only one bus master, there can never be any conflict between reading and writing the configuration registers.
2.3.2 Rx/Tx of Standard Ethernet Frames
The CPU interface is also responsible for receiving and transmitting standard Ethernet frames to and from the
CPU.
To transmit a frame from the CPU:
The CPU writes a “data frame” register (address 011) with the data it wants to transmit (minimum 64 bytes). After
writing all the data, it then writes the frame size, destination port number, and frame status.
The MVTX2602 forwards the Ethernet frame to the desired destination port, no longer distinguishing the fact that the
frame originated from the CPU.
To receive a frame into the CPU:
The CPU receives an interrupt when an Ethernet frame is available to be received.
Frame information arrives first in the data frame register. This includes source port number, frame size and VLAN
tag.
The actual data follows the frame information. The CPU uses the frame size information to read the frame out.
In summary, receiving and transmitting frames to and from the CPU is a simple process that uses one direct
access register only.
2.3.3 Control Frames
In addition to standard Ethernet frames described in the preceding section, the CPU is also called upon to handle
special “Control frames,” generated by the MVTX2602 and sent to the CPU. These proprietary frames are related
to such tasks as statistics collection, MAC address learning and aging, etc. All Control frames are up to 40 bytes
long. Transmitting and receiving these frames is similar to transmitting and receiving Ethernet frames, except that
the register accessed is the “Control frame data” register (address 111).
Specifically, there are eight types of control frames generated by the CPU and sent to the MVTX2602:
Memory read request
Memory write request
Learn MAC address
Delete MAC address
Search MAC address
Learn IP Multicast address
Delete IP Multicast address
Search IP Multicast address
Note:
Memory read and write requests by the CPU may include VLAN table, spanning tree, statistic counters, and
similar updates.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MVTX2602AG | Managed 24 Port 10/100 Mbps Ethernet Switch |
| MVTX2603 | Unmanaged 24-Port 10/100 Mb + 2-Port 1 Gb Ethernet Switch |
| MVTX2603AG | Unmanaged 24-Port 10/100 Mb + 2-Port 1 Gb Ethernet Switch |
| MVTX2604 | Managed 24-Port 10/100 Mb + 2 Port 1 Gb Ethernet Switch |
| MVTX2604AG | Managed 24-Port 10/100 Mb + 2 Port 1 Gb Ethernet Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MVTX2602A | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:MVTX260x Port Mirroring |
| MVTX2602AG | 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:Managed 24 Port 10/100 Mbps Ethernet Switch |
| MVTX2602AG2 | 制造商:Microsemi Corporation 功能描述: |
| MVTX2603 | 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:Unmanaged 24-Port 10/100 Mb + 2-Port 1 Gb Ethernet Switch |
| MVTX2603A | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Unmanaged 24 port 10/100Mb + 2 port 1Gb Ethernet switch |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。