參數(shù)資料
型號: P83CE598FFB
廠商: NXP SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 8-bit microcontroller with CAN controller(帶CAN控制器的8位微控制器)
中文描述: 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80
封裝: PLASTIC, QFP-80
文件頁數(shù): 40/108頁
文件大小: 661K
代理商: P83CE598FFB
1996 Jun 27
40
Philips Semiconductors
Product specification
8-bit microcontroller with on-chip CAN
P8xCE598
13.5.6
I
NTERRUPT
R
EGISTER
(IR)
The Interrupt Register allows the identification of an interrupt source. When one or more bits of this register are set, a
CAN interrupt (SI01) will be indicated to the CPU. All bits are reset by the CAN-controller after this register is read by the
CPU. This register appears to the CPU as a read only memory.
Table 38
Interrupt Register (address 3)
Table 39
Description of the IR bits
Notes
1.
2.
Overrun Interrupt bit (if enabled) and Data Overrun bit (see Section 13.5.5) are set at the same time.
Receive Interrupt bit (if enabled) and Receive Buffer Status bit (see Section 13.5.5) are set at the same time.
7
6
5
4
3
2
1
0
WUI
OI
EI
TI
RI
BIT
SYMBOL
FUNCTION
7
6
5
4
WUI
Reserved.
Reserved.
Reserved.
Wake-Up Interrupt
. The value of WUI is set to:
HIGH (set), when the sleep mode is left. See Section 13.5.4.
LOW (reset), by a read access of the Interrupt Register by the CPU.
Overrun Interrupt
(note 1). The value of OI is set to:
HIGH (set), if both Receive Buffers contain a message and the first byte of another
message should be stored (passed acceptance), and the Overrun Interrupt Enable is
HIGH (enabled).
LOW (reset), by a read access of the Interrupt Register by the CPU.
Error Interrupt
. The value of EI is set to:
HIGH (set), on a change of either the Error Status or Bus Status bits, if the Error
Interrupt Enable is HIGH (enabled). See Section 13.5.5.
LOW (reset), by a read access of the Interrupt Register by the CPU.
Transmit Interrupt
. The value of TI is set to:
HIGH (set), on a change of the Transmit Buffer Access from LOW to HIGH (released)
and
Transmit Interrupt Enable is HIGH (enabled).
LOW (reset), after a read access of the Interrupt Register by the CPU.
Receive Interrupt
(note 2). The value of RBS is set to:
HIGH (set), when a new message is available in the Receive Buffer and the Receive
Interrupt Enable bit is HIGH (enabled).
LOW (reset) automatically by a read access of Interrupt Register by the CPU.
3
OI
2
EI
1
TI
0
RI
相關(guān)PDF資料
PDF描述
P83CE598FHB 8-bit microcontroller with CAN controller(帶CAN控制器的8位微控制器)
P80CE654FBB 8-BIT MICROCONTROLLER
P80CE528EBA 8-BIT MICROCONTROLLER
P80CE528EFA 8-BIT MICROCONTROLLER
P80CE654FFB 8-BIT MICROCONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P83CE598FHB 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontroller with on-chip CAN
P83CE654FBB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
P83CL410 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low voltage 8-bit microcontrollers with I2C-bus
P83CL410HFD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
P83CL410HFH 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low voltage 8-bit microcontrollers with I2C-bus