參數(shù)資料
型號(hào): PCI9080
廠商: Electronic Theatre Controls, Inc.
英文描述: 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS
中文描述: 12O兼容的PCI總線主控接口芯片的適配器和嵌入式系統(tǒng)
文件頁數(shù): 12/192頁
文件大?。?/td> 1551K
代理商: PCI9080
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁
SECTION 1
PCI 9080
GENERAL DESCRIPTION
PLX Technology, Inc., 1997
Page 3
Version 1.02
1.2 MAJOR FEATURES
PCI 2.1 Compliant.
PCI 9080 is compliant with all
aspects of PCI specification v2.1.
I
2
O Messaging Unit.
PCI 9080 incorporates an I
2
O
messaging unit. This enables the adapter or embedded
system to communicate with other I
2
O-supported
devices. I
2
O messaging unit is fully compatible with the
PCI extension of the I
2
O specification v1.5.
Dual Independent Programmable DMA Controllers
with Programmable FIFOs.
PCI 9080 provides two
independently programmable DMA controllers with
programmable FIFOs for each channel. Each channel
supports nonchaining and chaining DMA modes,
demand mode DMA, and End of Transfer (EOT) mode.
Direct Bus Master.
PCI 9080 supports memory-mapped
bursts, transfer accesses, and I/O-mapped single-
transfer accesses to the PCI bus from the Local Bus
Master. PCI 9080 also supports PCI bus interlock
(LOCK#) cycles. Read and write FIFOs enable high-
performance bursting.
PCI Host Capability.
In direct master mode, PCI 9080
can generate Type 0 or Type 1 PCI configuration cycles.
Direct Slave.
PCI 9080 supports burst memory mapped
and single I/O-mapped accesses to the local bus. Read
and write FIFOs enable high-performance bursting.
Programmable Local Bus Modes.
PCI 9080 is a PCI
bus master interface chip that connects a PCI bus to one
of three local bus types, selected through mode pins.
PCI 9080 may be connected to any local bus with a
similar design with little or no glue logic. Table 1-1 lists
the three modes.
Table 1-1. Programmable Local Bus Modes
Mode
Description
C
32-bit address/32-bit data, nonmultiplexed
J
32-bit address/32-bit data, multiplexed
S
32-bit address/16-bit data, multiplexed
Interrupt Generator.
PCI 9080 can generate PCI and
local interrupts from several sources.
Clock.
PCI 9080 local bus interface runs from a local
TTL clock and generates the necessary internal clocks.
This clock runs asynchronously to the PCI clock. There
is a buffered PCI clock (BPCLKo) for the local side to
use. BPCLKo may be connected to LCLK.
3.3 Volt and 5 Volt Operation.
PCI 9080 core requires
5 V VCC. PCI 9080 provides 3.3 or 5 volt signaling on
the PCI bus. The local bus operates at a 5V signaling
level.
Serial EEPROM Interface.
PCI 9080 contains an
optional serial EEPROM interface that can be used to
load configuration information. This is useful for loading
information that is unique to a particular adapter (such
as Network ID or Vendor ID).
Mailbox Registers.
PCI 9080 contains eight 32 bit
mailbox registers that may be accessed from the PCI or
local bus.
Doorbell Registers.
PCI 9080 includes two 32 bit
doorbell registers. One generates interrupts from the PCI
bus to local bus. The other generates interrupts from the
local bus to the PCI bus.
Unaligned DMA Transfer Support.
PCI 9080 can
transfer data on any byte boundary.
Big/Little Endian Conversion.
PCI 9080 supports
dynamic switching between Big Endian and Little Endian
operations for Direct Slave, Direct Master, DMA, and the
internal register accesses on the local side.
PCI 9080 supports on-the-fly Endian conversion for
Space 0, Space 1, and expansion ROM space. The local
bus can be Big/Little Endian by using the BIGEND# input
pin or programmable internal register configuration.
When BIGEND# is asserted, it overwrites the internal
register configuration.
Note:
PCI bus is always Little Endian.
Read Ahead Mode.
PCI 9080 supports read ahead
mode, where prefetched data can be read from the PCI
9080 internal FIFO instead of the local side. Address
must be subsequent to previous address and 32-bit
aligned (next address = current address + 4).
Programmable Bus Wait States.
PCI 9080 can be
programmed to keep the PCI bus by generating a wait
state(s), de-asserting TRDY#, if write FIFO becomes full.
PCI 9080 can also be programmed to keep the local
bus. LHOLD is asserted, if Direct Slave Write FIFO
becomes empty or Direct Slave Read FIFO becomes
full. The local bus is dropped in either case when Local
Bus Latency Timer is enabled and expires.
相關(guān)PDF資料
PDF描述
PCI9060ES 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS
PCI9060SD 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS
PCI950PT PC Card Support
PCI9656-AC66BI Controller Miscellaneous - Datasheet Reference
PCIB40 PC(ISA)BUS I/O CARD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCI9080 REV3 制造商:PLX TECH 功能描述:
PCI9080-3 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI I2O Compatible PCI BUS MASTER I/O CHIP RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PCI9080-3 G 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 32Bit Master Chip RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PCI9080-3G 制造商:PLX Technology 功能描述:
PCI-9111DG 功能描述:數(shù)據(jù)記錄與采集 100KS/s 12BIT MULTI-FUNCTION CARD RoHS:否 制造商:Lantronix 描述/功能:Analog device server 顯示器類型:None 電流額定值: