- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄367822 > PCI9080 (Electronic Theatre Controls, Inc.) 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS PDF資料下載
參數(shù)資料
| 型號(hào)： | PCI9080 |
| 廠(chǎng)商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS |
| 中文描述： | 12O兼容的PCI總線(xiàn)主控接口芯片的適配器和嵌入式系統(tǒng) |
| 文件頁(yè)數(shù)： | 50/192頁(yè) |
| 文件大?。?/td> | 1551K |
| 代理商： | PCI9080 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)當(dāng)前第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)
SECTION 3
PCI 9080
FUNCTIONAL DESCRIPTION
PLX Technology, Inc., 1997
Page 41
Version 1.02
3.13.5 Inbound Post List FIFO
A PCI master (Host or another IOP) can write a
message into an available message frame in shared
local (IOP) memory. It can then post that message by
writing the message frame address (MFA) to the
Inbound Queue Port Address (40h of the first PCI
Memory Base Address Register). When the port is
written, the MU writes the MFA to the Inbound Post List
FIFO location pointed to by the Queue Base Register +
FIFO Size + Inbound Post Head Pointer Register. After
the MU writes the MFA to the Inbound Post List FIFO, it
increments the Inbound Post Head Pointer Register.
Inbound Post Tail Pointer Register points to the Inbound
Post List FIFO location which holds the MFA of the
oldest posted message. The tail pointer is maintained by
the local processor. After a local processor reads the
oldest MFA, it can remove the MFA from the Inbound
Post List FIFO by incrementing the Inbound Post Tail
Pointer Register.
PCI 9080 generates a local Interrupt when the Inbound
Post List FIFO is not empty. Inbound Post List FIFO
Interrupt bit in the Queue Status/Control Register (QSR)
indicates interrupt status. The interrupt clears when the
Inbound Post List FIFO is empty. The interrupt can be
masked by the Inbound Post List FIFO Interrupt Mask bit
(refer to Table 4-89[4]).
To prevent race conditions from the time the PCI write
transaction is received until the data is written in local
memory and the Inbound Post Head Pointer Register is
incremented, any PCI direct slave access to the PCI
9080 is issued a RETRY.
3.13.6 Outbound Post List FIFO
A local master (IOP) can write a message into an
available message frame in shared Host memory. It can
then post that message by writing the message frame
address (MFA) to the Outbound Post List FIFO location
pointed to by the Queue Base Register + Outbound Post
Head Pointer Register + (2 * FIFO Size). The local
processor should then increment the Outbound Post
Head Pointer Register.
A PCI master can obtain the MFA of the oldest posted
message by reading the Outbound Queue Port Address
(44h of the first PCI Memory Base Address Register). If
FIFO is empty (no more outbound messages are posted,
head and tail pointers are equal), the MU returns a value
of -1 (FFFFFFFFh). If Outbound Post List FIFO is not
empty (head and tail pointers are not equal), the MU
reads the MFA pointed to by the Queue Base Register +
(2 * FIFO Size) + outbound Post Tail Pointer Register,
returns its value and increments the Outbound Post Tail
Pointer Register.
PCI 9080 generates a PCI Interrupt when the Outbound
Post Head Pointer Register is not equal to the Outbound
Post Tail Pointer Register. Outbound Post List FIFO
Interrupt bit of the Outbound Post List FIFO Interrupt
Status (OPLFIS) Register indicates interrupt status.
When the pointers become equal, both the interrupt and
the Outbound Post List FIFO interrupt bit are
automatically cleared. The pointers become equal when
a PCI master (Host or another IOP) reads enough FIFO
entries to empty the FIFO. The interrupt can be masked
by the Outbound Post List FIFO Interrupt Mask
(OPLFIM) Register).
3.13.7 Outbound Post Queue
To reduce read latency, prefetching from the tail of the
queue occurs whenever the queue is not empty and the
tail pointer is incremented (queue has been read from),
or when the queue is empty and the head pointer is
incremented (queue has been written to). When the host
CPU reads the Outbound Post Queue, the data is
immediately available.
3.13.8 Inbound Free Queue
To reduce read latency, prefetching from the tail of the
queue occurs whenever the queue is not empty and the
tail pointer is incremented (queue has been read from),
or when the queue is empty and the head pointer is
incremented (queue has been written to). When the host
CPU reads the Inbound Free Queue, the data is
immediately available.
3.13.9 Outbound Free List FIFO
A PCI master (Host or another IOP) allocates outbound
message frames in its shared memory and can place the
address of a free (available) message frame into the
Outbound Free List FIFO by writing the message frame
address (MFA) to the Outbound Queue Port Address
(44h of the first PCI Memory Base Address Register).
When the port is written, the MU writes the MFA to the
Outbound Free List FIFO location pointed to by the
Queue Base Register + (3 * FIFO Size) + Outbound
Free Head Pointer Register. After the MU writes the
MFA to the Outbound Free List FIFO, it increments the
Outbound Free Head Pointer Register.
When the IOP needs a free outbound message frame, it
must first check whether any free frames are available. If
Outbound Free List FIFO is empty (outbound free head
and tail pointers are equal), the IOP must wait for the
Host to place additional outbound free message frames
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCI9060ES | 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS |
| PCI9060SD | 12O COMPATIBLE PCI BUS MASTER INTERFACE CHIP FOR ADAPTERS AND EMBEDDED SYSTEMS |
| PCI950PT | PC Card Support |
| PCI9656-AC66BI | Controller Miscellaneous - Datasheet Reference |
| PCIB40 | PC(ISA)BUS I/O CARD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCI9080 REV3 | 制造商:PLX TECH 功能描述: |
| PCI9080-3 | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI I2O Compatible PCI BUS MASTER I/O CHIP RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PCI9080-3 G | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 32Bit Master Chip RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PCI9080-3G | 制造商:PLX Technology 功能描述: |
| PCI-9111DG | 功能描述:數(shù)據(jù)記錄與采集 100KS/s 12BIT MULTI-FUNCTION CARD RoHS:否 制造商:Lantronix 描述/功能:Analog device server 顯示器類(lèi)型:None 電流額定值: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。