參數(shù)資料
型號(hào): PCM4222PFBRG4
英文描述: High-Performance, Two-Channel, 24-Bit, 216kHz Sampling Multi-Bit Delta-Sigma Analog-to-Digital Converter
中文描述: 高性能,雙通道,24位,216kHz的采樣多位Δ-Σ模擬到數(shù)字轉(zhuǎn)換器
文件頁(yè)數(shù): 19/40頁(yè)
文件大?。?/td> 609K
代理商: PCM4222PFBRG4
www.ti.com
MASTER CLOCK INPUT
The PCM4222 requires a master clock for operating the internal logic and modulator circuitry. The master clock
is supplied from an external source, connected at the MCKI input (pin 35).
Table 1
summarizes the requirements
for various operating modes of the PCM4222. Referring to
Table 1
, the term
f
refers to the PCM4222 PCM
output sampling rate (that is, 48kHz, 96kHz, 192kHz, etc.). Refer to the
Electrical Characteristics
table for timing
specifications related to the master clock input, as well as the output sampling and data rates for the PCM, DSD,
and multi-bit output modes.
RESET AND POWER-DOWN OPERATION
The PCM4222 includes an external reset input, RST (pin 36), which may be utilized to force an internal reset
initialization or power down sequence. The reset input is active low.
Figure 40
shows the required timing for an
external forced reset.
40ns minimum
RST
0V
0V
0V
Internal
Reset
MCKI
1024 System Clock Periods
Required for Initialization
PCM4222
SBAS399A–OCTOBER 2006–REVISED MARCH 2007
PRODUCT INFORMATION (continued)
For best performance, the master clock jitter should be maintained below 40ps peak amplitude.
Table 1. Master Clock Requirements
OPERATING MODE
PCM Normal
PCM Double Speed
PCM Quad Speed
DSD with 64x output rate
DSD with 128x output rate
Multi-bit modulator (MBM)
REQUIRED MASTER CLOCK (MCKI) RATE
256f
S
128f
S
64f
S
4x the desired DSD output rate
2x the desired DSD output rate
2x the desired modulator output rate
A power-down state for the PCM422 may be initiated by forcing and holding the reset input low for the duration
of the desired power-down condition. Minimum power is consumed during this state when all clock inputs for the
PCM4222 are forced low. Before releasing the reset input by forcing a high state, the master clock should be
enabled so that the PCM4222 can execute a reset initialization sequence.
While the RST pin is forced low, or during reset initialization, the audio data and clock outputs are driven to fixed
states. The following is a summary of the PCM, DSD, and Multi-Bit Modulator audio interfaces. The conditions
noted assume that the given interface has been enabled (that is, PCMEN, DSDEN, or MODEN forced high).
For PCM mode, the audio serial port LRCK, BCK and DATA are driven low if the port is configured for
Master mode operation. For Slave mode, the DATA pin is forced low.
For DSD mode, the DSDL, DSDR, and DSDCLK outputs are driven low.
For the Multi-Bit Modulator (or MBM) mode, the WCKO, MCKO, and MOD1–MOD6 outputs are all driven
low.
Figure 40. External Reset Sequence
19
Submit Documentation Feedback
相關(guān)PDF資料
PDF描述
PCM4222 High-Performance, Two-Channel, 24-Bit, 216kHz Sampling Multi-Bit Delta-Sigma Analog-to-Digital Converter
PCM4222PFB High-Performance, Two-Channel, 24-Bit, 216kHz Sampling Multi-Bit Delta-Sigma Analog-to-Digital Converter
PCM4222PFBR High-Performance, Two-Channel, 24-Bit, 216kHz Sampling Multi-Bit Delta-Sigma Analog-to-Digital Converter
PCM50KG Audio Digital-to-Analog Converter
PCM51 Audio Digital-to-Analog Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCM-423 制造商:Panduit Corp 功能描述:
PCM-425-449 功能描述:電線鑒定 Pre-Printed WM Card Vinyl Cloth .22" W RoHS:否 制造商:TE Connectivity / Q-Cees 產(chǎn)品:Labels and Signs 類型: 材料:Vinyl 顏色:Blue 寬度:0.625 in 長(zhǎng)度:1 in
PCM-426 制造商:Panduit Corp 功能描述:Call vendor for pricing
PCM-429 制造商:Panduit Corp 功能描述:
PCM-43 功能描述:電線鑒定 Pre-Printed WM Card, Vinyl Cloth, .22" W RoHS:否 制造商:TE Connectivity / Q-Cees 產(chǎn)品:Labels and Signs 類型: 材料:Vinyl 顏色:Blue 寬度:0.625 in 長(zhǎng)度:1 in