- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378048 > PEB3065 (SIEMENS AG) Signal Processing Subscriber Line Interface Codec Filter SLICOF PDF資料下載
參數(shù)資料
| 型號： | PEB3065 |
| 廠商： | SIEMENS AG |
| 元件分類： | Codec |
| 英文描述： | Signal Processing Subscriber Line Interface Codec Filter SLICOF |
| 中文描述： | 信號處理用戶線路接口編解碼器SLICOF |
| 文件頁數(shù)： | 35/102頁 |
| 文件大?。?/td> | 563K |
| 代理商： | PEB3065 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
PEB 3065
PEF 3065
Programming the SLICOFI
Semiconductor Group
35
01.98
SCR8 Configuration Register 8
Configuration register SCR8 defines some Test Mode Settings and the Ground
Key/External Indication Data Upstream Persistency Counter.
Reset value: 05
H
DCANAL
Test bit to shorten internally the IT with the
V
2W
pin
DCANAL = 0 normal operation
DCANAL = 1 the DC Analog Loop is closed
Transforms DC-Test values to 500 Hz rectangular values at the PCM
interface
CHOPACT = 0
normal operation
CHOPACT = 1
chopping function is activated
Holds the actual DC-value at the
V
2W
output
DCHOLD = 0 normal operation
DCHOLD = 1 hold DC-value at V2W
External Masterclock (16 MHz)
EXT_MCLK1 = 0 internal masterclock is used
EXT_MCLK1 = 1 external masterclock is used
To use an external masterclock of 16 MHz following steps must be done:
1. IO1 must be set to input and becomes the input-pin of the
masterclock (
page
42
)
2. Connect the internal clockline to IO1 and disable the PLL by setting
the bit EXT_MCLK1 = 1
To restrict the rate of upstream C/I-bit changes, deglitching (persistence
checking) of the status information from the SLICOFI may be applied.
New status information will be transmitted upstream, after it has been
stable for N milliseconds. N is binary programmable in the range of 4 to
60 ms in steps of 4 ms, with DUPGNK = 0h the deglitching is disabled.
Reset value is 20 ms.
The HOOK bit (for external Indication) and the GNK bit are influenced.
Detailed info see
chapter 5.6
.
CHOPACT
DCHOLD
EXT_MCLK1
DUPGNK
Bit
7
6
5
4
3
2
1
0
DCANAL
CHOPACT
DCHOLD
EXT_MCLK 1
DUPGNK3
DUPGNK2
DUPGNK1
DUPGNK0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PEB3065NV3.2 | Signal Processing Subscriber Line Interface Codec Filter SLICOF |
| PEF3065NV3.2 | Signal Processing Subscriber Line Interface Codec Filter SLICOF |
| PEB3086 | ISDN SUBSCRIBER ACCESS CONTROLLER |
| PEB31665 | NMultichannel Subscriber Line Interface Concept MuSLIC |
| PEB3465 | NMultichannel Subscriber Line Interface Concept MuSLIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PEB3065NV3.2 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:Signal Processing Subscriber Line Interface Codec Filter SLICOF |
| PEB3065-NV3.2 | 制造商:Infineon Technologies AG 功能描述:A/MU-LAW, PCM CODEC, 44 Pin Plastic PLCC 制造商:Siemens 功能描述:A/MU-LAW, PCM CODEC, 44 Pin Plastic PLCC |
| PEB3065NV3.2SLICOFI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PEB3065NV3.2-SLICOFI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PEB3081 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3.3 V S-Bus Interface Circuit eXtended |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。