- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367939 > PHD50N06LT (NXP SEMICONDUCTORS) TrenchMOS transistor Logic level FET PDF資料下載
參數(shù)資料
| 型號： | PHD50N06LT |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | JFETs |
| 英文描述： | TrenchMOS transistor Logic level FET |
| 中文描述： | 50 A, 55 V, 0.024 ohm, N-CHANNEL, Si, POWER, MOSFET |
| 封裝： | PLASTIC, SOT-428, 3 PIN |
| 文件頁數(shù)： | 1/10頁 |
| 文件大?。?/td> | 80K |
| 代理商： | PHD50N06LT |
Philips Semiconductors
Product specification
TrenchMOS
transistor
Logic level FET
PHP50N06LT, PHB50N06LT, PHD50N06LT
FEATURES
SYMBOL
QUICK REFERENCE DATA
V
DSS
= 55 V
’Trench’
technology
Very low on-state resistance
Fast switching
Stable off-state characteristics
High thermal cycling performance
Low thermal resistance
I
D
= 50 A
R
DS(ON)
≤
24 m
(V
GS
= 5 V)
R
DS(ON)
≤
22 m
(V
GS
= 10 V)
GENERAL DESCRIPTION
N-channelenhancement mode,logic level, field-effectpower transistor in aplastic envelopeusing ’
trench
’technology.
Thedevice has very low on-state resistance. Itis intended for use in dcto dc converters and general purpose switching
applications.
The PHP50N06LT is supplied in the SOT78 (TO220AB) conventional leaded package.
The PHB50N06LT is supplied in the SOT404 surface mounting package.
The PHD50N06LT is supplied in the SOT428 surface mounting package.
PINNING
SOT78 (TO220AB)
SOT404
SOT428
PIN
DESCRIPTION
1
gate
2
drain
1
3
source
tab
drain
LIMITING VALUES
Limiting values in accordance with the Absolute Maximum System (IEC 134)
SYMBOL PARAMETER
V
DSS
Drain-source voltage
V
DGR
Drain-gate voltage
V
GS
Gate-source voltage
I
D
Continuous drain current
CONDITIONS
T
j
= 25 C to 175C
T
j
= 25 C to 175C; R
GS
= 20 k
MIN.
-
-
-
-
-
-
-
- 55
MAX.
55
55
±
13
50
35
200
125
175
UNIT
V
V
V
A
A
A
W
C
T
mb
= 25 C
T
mb
= 100 C
T
mb
= 25 C
T
mb
= 25 C
I
DM
P
D
T
j
, T
stg
Pulsed drain current
Total power dissipation
Operating junction and
storage temperature
d
g
s
1
2
3
tab
1
3
tab
2
1 2 3
tab
1
It is not possible to make connection to pin 2 of the SOT428 or SOT404 packages.
September 1998
1
Rev 1.400
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PHP50N06LT | TrenchMOS transistor Logic level FET |
| PHD55N04LT | Triple 1.8V to 6V High-Side MOSFET Drivers; Package: PDIP; No of Pins: 8; Temperature Range: 0°C to +70°C |
| PHP55N04LT | TRANSISTOR | MOSFET | N-CHANNEL | 35V V(BR)DSS | 55A I(D) | TO-220AB |
| PHB55N04LT | RADIATION HARDENED HIGH EFFICIENCY, 5 AMP SWITCHING REGULATORS |
| PHB55N03 | TrenchMOS transistor Standard level FET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PHD55N03LT | 制造商:NXP Semiconductors 功能描述: 制造商:NXP Semiconductors 功能描述:MOSFET Transistor, N-Channel, TO-252AA |
| PHD55N03LT/T3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR POWER MOSFET D-PAK |
| PHD55N03LTA | 制造商:NXP Semiconductors 功能描述:55 A, 25 V, 0.018 ohm, N-CHANNEL, Si, POWER, MOSFET, TO-252 |
| PHD55N03LTA,118 | 功能描述:MOSFET TAPE13 MOSFET RoHS:否 制造商:STMicroelectronics 晶體管極性:N-Channel 汲極/源極擊穿電壓:650 V 閘/源擊穿電壓:25 V 漏極連續(xù)電流:130 A 電阻汲極/源極 RDS（導(dǎo)通）:0.014 Ohms 配置:Single 最大工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:Max247 封裝:Tube |
| PHD55N04LT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRANSISTOR | MOSFET | N-CHANNEL | 35V V(BR)DSS | 55A I(D) | TO-252AA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。