Philips Semiconductors Programmable Logic Devices
Product specification
PLS159A
Programmable logic sequencer
(16
×
45
×
12)
October 22, 1993
33
LOGIC PROGRAMMING
The PLS159A is fully supported by industry
standard (JEDEC compatible) PLD CAD
tools, including Philips Semiconductors’
SNAP, Data I/O Corporation’s ABEL
and
Logical Devices Inc.’s CUPL
design
software packages.
All packages allow Boolean and state
equation entry formats. SNAP, ABEL and
CUPL also accept, as input, schematic
capture format.
PLS159A logic designs can also be
generated using the program table entry
format detailed on the following pages. This
program table entry format is supported by
the Philips Semiconductors SNAP PLD
design software package.
To implement the desired logic functions, the
state of each logic variable from logic
equations (I, B, O, P, etc.) is assigned a
symbol. The symbols for TRUE,
COMPLEMENT, INACTIVE, PRESET, etc.,
are defined below.
PROGRAMMING AND
SOFTWARE SUPPORT
Refer to Section 9
(Development Software)
and Section 10
(Third-party Programmer/
Software Support)
of this data handbook for
additional information.
“AND” ARRAY – (I), (B), (Qp)
STATE
DON’T CARE
CODE
STATE
I, B, Q
CODE
L
STATE
I, B, Q
CODE
STATE
INACTIVE
1, 2
CODE
O
–
H
(T, F
C
, L, P, R, D)
n
I, B, Q
I, B, Q
I, B, Q
(T, F
C
, L, P, R, D)
n
I, B, Q
I, B, Q
I, B, Q
(T, F
C
, L, P, R, D)
n
I, B, Q
I, B, Q
I, B, Q
(T, F
C
, L, P, R, D)
n
I, B, Q
I, B, Q
I, B, Q
“COMPLEMENT” ARRAY – (C)
ACTION
TRANSPARENT
CODE
ACTION
PROPAGATE
CODE
ACTION
GENERATE
5
CODE
ACTION
INACTIVE
1, 3, 5
CODE
O
–
A
C
C
(T
n
, F
C
)
C
C
(T
n
, F
C
)
C
C
(T
n
, F
C
)
C
C
(T
n
, F
C
)
“OR” ARRAY – (F-F CONTROL MODE)
“OR” ARRAY – (Q
n
= D-Type)
Q
J
K
Q
J
K
F
C
ACTION
J–K OR D
(CONTROLLED)
1
CODE
A
F
C
M
M
ACTION
J–K ONLY
CODE
Q
J
K
Q
J
K
T
n
T
n
STATUS
ACTIVE (Set)
1
CODE
A
T
n
M = ENABLED
INACTIVE (Reset)
CODE
M = ENABLED
T
n
STATUS
ENABLED
DISABLED
CAUTION:
THE PLS159A Programming Algorithm is different from the PLS159.
Notes on following page.