
S
TANDARD
P
RODUCT
PMC-Sierra, Inc.
PM5945 -UTP5
PMC-940202 ISSUE 2. APRIL 7, 1995
______________________________________________________________________________________________
APP_SAPI_UTP5
______________________________________________________________________________________________
15
RxEnbB
I
47
Active low signal asserted by the ATM layer to
indicate that the RxDat[7:0] will be sampled at the
start of the next cycle. Sampling occurs on cycles
following those with RxENB asserted and
RxEmptyB Deasserted.
Ground
Ground
Transfer/synchronization clock provide by the ATM
layer for synchronizing transfers on RxDat
(nominally 20 MHz).
Receive Reference. Output for the purposes of
synchronization (e.g. 8 KHz frame marker or
SONET frame indicator). Not Used.
Ground
Ground
Receive Cell Available Signal. Active high signal
from the PHY layer to the ATM layer, asserted to
indicate that there is a complete cell available for
transfer to the ATM layer.
Not Used
Ground
Ground
Address bus bit 7.
Address bus bit 6.
Address bus bit 5.
Address bus bit 4.
GND
GND
RxClk
Power
Power
I
48
49
50
RxRefB
O
51
GND
GND
RxClav
Power
Power
O
52
53
54
RxFlush
GND
GND
A[4]
A[0]
A[5]
A[1]
Undefined
VCC
VCC
A[2]
A[6]
A[3]
A[7]
55
56
57
58
59
60
61
62
63
64
65
66
67
68
Power
Power
I
I
I
I
Power
Power
I
I
I
I
+5 Volts
+5 Volts
Address bus bit 3.
Address bus bit 2.
Address bus bit 1.
Address bus bit 0.