
STANDARD PRODUCT
PM7323 RCMP-200
DATASHEET
PMC-960543
ISSUE 2
ROUTING CONTROL, MONITORING, & POLICING
200 MBPS
Proprietary and Confidential to PMC-Sierra, Inc.
and for its Customer’s Internal Use.
130
WM[4:0]:
The write mask (WM[4:0]) is used to select which words of the SRAM data
SD[39:0] will be written to during a write operation. If any of WM[4:0] are a '1'
during a write operation the RCMP performs a read-write-back operation
when a write is requested. This is used to have the RCMP alter only selected
SRAM fields. When a write is requested the RCMP first reads the data held
at SA[19:0] (registers 0x21 and 0x22) then, as per the contents of WM[4:0],
the RCMP selectively writes the data held in the SD[39:0] registers (registers
0x23 to 0x25) or writes back the data just read.
If WM[0] is a '1', when a write is requested, the RCMP retains the contents of
SD[7:0] during the write operation. Similarly setting, WM[4], WM[3], WM[2], or
WM[1] high cause the RCMP to retain the contents of SD[39:32], SD[31:24],
SD[23:16], or SD[15:8], respectively.
If WM[4:0] = "00000" then no fields are masked during the write.
BUSY:
The BUSY bit is high while a μP access request to the external SRAM is
pending. The BUSY bit goes low after the access has been completed. This
register should be polled until the BUSY bit goes low before another μP
access request is initiated. A μP access request is typically completed within
37 SYSCLK cycles. If the STANDBY bit in the Master Configuration is a logic
1, the access time is reduced to less than 5 SYSCLK cycles.
RWB:
The RWB bit selects the operation to be performed on the addressed SRAM
location: when RWB is set to a logic 1, a read from the external SRAM is
requested; when RWB is set to a logic 0, a write to the external SRAM is
requested.
After reading SRAM address SA[19:16] = {1111, 1110, 1100 or 1011} the
RCMP-200 automatically clears (writes all zeros) the location read. A read to
these addresses causes the RCMP-200 to perform two SSRAM accesses.
First, the read requested. Next, a write of all zeros to the SSRAM location
just read.
Similarly, after reading SRAM address SA[19:16] = 0111, the RCMP-200
clears bits 31:0 of the location just read. Bits 39:32 of the address just read
are preserved.