
STANDARD PRODUCT
PM7323 RCMP-200
DATASHEET
PMC-960543
ISSUE 2
ROUTING CONTROL, MONITORING, & POLICING
200 MBPS
Proprietary and Confidential to PMC-Sierra, Inc.
and for its Customer’s Internal Use.
70
10
NORMAL MODE REGISTER DESCRIPTIONS
Normal mode registers are used to configure and monitor the operation of the
RCMP-200. Normal mode registers (as opposed to test mode registers) are
selected when TRS (A[6]) is low.
Note that it is intended that these registers are identical to those of the
PM7322 RCMP-800. To maintain this compatibility the RCMP-200 device
has register defaults which are not appropriate. These register bits are
listed in the table below
:
Table 18
Number
Register
bit
Name
Change
1
0x01
1
CLKRATE
must be set to 1
Notes on Normal Mode Register Bits:
1. Writing values into unused register bits has no effect. However, to ensure
software compatibility with future, feature-enhanced versions of the product,
unused register bits must be written with logic 0. Reading back unused bits
can produce either a logic 1 or a logic 0; hence unused register bits should be
masked off by software when read.
2. All configuration bits that can be written into can also be read back. This
allows the processor controlling the RCMP-200 to determine the
programming state of the block.
3. Writeable normal mode register bits are cleared to logic 0 upon reset unless
otherwise noted.
4. Writing into read-only normal mode register bit locations does not affect
RCMP-200 operation unless otherwise noted.
5. Certain register bits are reserved. These bits are associated with megacell
functions that are unused in this application. To ensure that the RCMP-200
operates as intended, reserved register bits must only be written with logic 0.
Similarly, writing to reserved registers should be avoided.