參數(shù)資料
型號: PPC440GRx-NpAfffTs
廠商: Applied Micro Circuits Corp.
英文描述: PowerPC 440GRx Embedded Processor
中文描述: 嵌入式處理器的PowerPC 440GRx
文件頁數(shù): 11/88頁
文件大?。?/td> 603K
代理商: PPC440GRX-NPAFFFTS
440GRx – PPC440GRx Embedded Processor
Revision 1.08 – October 15, 2007
Preliminary Data Sheet
AMCC Proprietary
11
Internal Buses
The PowerPC 440GRx features four standard internal buses: two Processor Local Buses (PLBs), one On-Chip
Peripheral Buses (OPBs), and the Device Control Register Bus (DCR). The high performance, high bandwidth
cores such as the PowerPC 440 processor, the DDR SDRAM memory controller, and the PCI bridge connect to
the PLBs. OPB0 hosts lower data rate peripherals. The daisy-chained DCR provides a lower bandwidth path for
passing status and control information between the processor and the other on-chip cores.
Features include:
PLB4 (128-bit)
– 128-bit implementation of the PLB architecture
– Separate and simultaneous read and write data paths
– 36-bit address
– Simultaneous control, address, and data phases
– Four levels of pipelining
– Byte-enable capability supporting unaligned transfers
– 32- and 64-byte burst transfers
– 166MHz, maximum 5.3GB/s (simultaneous read and write)
– Processor:bus clock ratios of N:1 and N:2
PLB3 (64-bit)
– 64-bit implementation of the PLB architecture
– 32-bit address
– 166MHz (1:1 ratio with PLB4), maximum 1.3GB/s (no simultaneous read and write)
OPBs (OPB0)
– 32-bit data path
– 32-bit address
– 83MHz
DCR
– 32-bit data path
– 10-bit address
Security Function (optional)
The built-in security function (PPC440GRx-S only) is a cryptographic engine attached to the 128-bit PLB with built-
in DMA and interrupt controllers.
Features include:
Federal Information Processing Standard (FIPS) 140-2 design
Support for an unlimited number of Security Associations (SA)
Different SA formats for each supported protocol (IPsec/SSL/TLS/sRTP)
Internet Protocol Security (IPSec) features
– Full packet transforms (ESP & AH)
– Complete header and trailer processing (IPv4 and IPv6)
– Multi-mode automatic padding
– "Mutable bit" handler for AH, including IPv4 option and IPv6 extension headers
Secure Socket Layer (SSL) and Transport Layer Security (TLS) features
– Packet transforms
– One-pass hash-then-encrypt for SSL and TLS packet transforms for inbound packet using Stream Cipher
Secure Real-Time Protocol (sRTP) features
– Packet transforms
– ROC removal and TAG insertion
– Variable bypass offset of header length per packet
IPsec/SSL security acceleration engine
DES, 3DES, AES, ARC-4 encryption
MD-5, SHA-1 hashing, HMAC encrypt-hash and hash-decrypt, and KASUMI
相關(guān)PDF資料
PDF描述
PPC440GRx-SpAfffTs PowerPC 440GRx Embedded Processor
PPC440GX-3RF800CZ Power PC 440GX Embedded Processor
PPC440GX-3CC533S Power PC 440GX Embedded Processor
PPC440GX-3CC667S Power PC 440GX Embedded Processor
PPC440GX-3CF400C Power PC 440GX Embedded Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PPC440GRX-NTA400E 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Trays
PPC440GRX-NTA400EZ 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Tape and Reel
PPC440GRX-NTA533EZ 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Tape and Reel
PPC440GRX-NTA667EZ 制造商:AMCC 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Tape and Reel
PPC440GRX-NUA400E 制造商:AppliedMicro 功能描述:32 BIT POWERPC CORE, UP TO 667 MHZ, 2 10/100/1000 ETHERNET, - Trays