參數(shù)資料
型號(hào)： PSB3186
英文描述： The IRAC1150-D2 Control Board is designed to demonstrate the performance of the IR1150S control IC in a continuous conduction mode boost converter for PFC.; A IRAC1150-D2 with Standard Packaging
中文描述： 3.3伏ISDN用戶(hù)終端訪(fǎng)問(wèn)控制器eXtended擴(kuò)展
文件頁(yè)數(shù)： 104/200頁(yè)
文件大?。?/td> 2959K
代理商： PSB3186
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)當(dāng)前第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)
ISAC-SX TE
PSB 3186
Description of Functional Blocks
Data Sheet
104
2003-01-30
3.8.2
Data Reception
3.8.2.1
The cyclic receive FIFO buffer with a length of 64 byte has a variable FIFO block size
(threshold) of 4, 8, 16 or 32 bytes which can be selected by setting the corresponding
RFBS bits in the EXMD register. The variable block size allows an optimized HDLC
processing concerning frame length, I/O throughput and interrupt load.
The transfer protocol between HDLC FIFO and microcontroller is block oriented with the
microcontroller as master. The control of the data transfer between the CPU and the
ISAC-SX TE is handled via interrupts (ISAC-SX TE
ISAC-SX TE).
There are three different interrupt indications in the ISTAD registes concerned with the
reception of data:
–
RPF
(
R
eceive
P
ool
F
ull) interrupt, indicating that a data block of the selected length
(EXMD.RFBS) can be read from RFIFOD. The message which is currently received
exceeds the block size so further blocks will be received to complete the message.
–
RME
(
R
eceive
M
essage
E
nd) interrupt, indicating that the reception of one message
is completed, i.e. either
a short message is received
(message length
the defined block size (EXMD.RFBS)) or
the last part of a long message is received
(message length
the defined block size (EXMD.RFBS))
and is stored in the RFIFOx.
–
RFO
(
R
eceive
F
rame
O
verflow) interrupt, indicating that a complete frame could not
be stored in RFIFOD and is therefore lost as the RFIFOD is occupied. This occurs if
the host fails to respond quickly enough to RPF/RME interrupts since previous data
was not read by the host.
Structure and Control of the Receive FIFO
Host) and commands (Host
There are two control commands that are used with the reception of data:
–
RMC
(
R
eceive
M
essage
C
omplete) command, telling the ISAC-SX TE that a data
block has been read from the RFIFOD and the corresponding FIFO space can be
released for new receive data.
–
RRES
(
R
eceiver
R
eset) command, resetting the HDLC receiver and clearing the
receive FIFO of any data (e.g. used before start of reception). It has to be used after
a change of the message transfer mode. Pending interrupt indications of the receiver
are not cleared by RRES, but have to be cleared by reading these interrupts.
Note: The significant interrupts and commands are underlined as only these are
commonly used during a normal reception sequence.
The following description of the receive FIFO operation is illustrated in
Figure 60
for a
RFIFOD block size (threshold) of 16 and 32 bytes.
相關(guān)PDF資料
PDF描述
PSB400-2 20A, 600V Integrated Power Hybrid IC for Appliance Motor Drive applications such as Air Conditioning systems compressor drives and light industrial applications.; A IRAMX20UP60A with Standard Packaging
PSB4400P Plug n Drive Integrated Power Module. Similar to IRAMS10UP60A with Internal Shunt Resistor.; A IRAMS10UP60B with Standard Packaging
PSB4400T Telephone Speech Circuit
PSB44030-P Speakerphone Circuit
PSB44030-T Speakerphone Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSB3186FV1.4 功能描述:ISDN 接口 ISDN RoHS:否 制造商:Texas Instruments 封裝:Tube
PSB3186FV14XT 制造商:Lantiq 功能描述:ISDN S/T HDLC Interface 1-Line 192Kbps 3.3V 64-Pin TQFP T/R
PSB3186HV1.4 功能描述:ISDN 接口 ISDN RoHS:否 制造商:Texas Instruments 封裝:Tube
PSB330HA2C501 制造商:THINKING 制造商全稱(chēng):Thinking Electronic Industrial Co.,Ltd 功能描述:Motor Starter
PSB330MA2C501 制造商:THINKING 制造商全稱(chēng):Thinking Electronic Industrial Co.,Ltd 功能描述:Motor Starter
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*