- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368132 > PSB3186 The IRAC1150-D2 Control Board is designed to demonstrate the performance of the IR1150S control IC in a continuous conduction mode boost converter for PFC.; A IRAC1150-D2 with Standard Packaging PDF資料下載
參數(shù)資料
| 型號： | PSB3186 |
| 英文描述： | The IRAC1150-D2 Control Board is designed to demonstrate the performance of the IR1150S control IC in a continuous conduction mode boost converter for PFC.; A IRAC1150-D2 with Standard Packaging |
| 中文描述： | 3.3伏ISDN用戶終端訪問控制器eXtended擴展 |
| 文件頁數(shù)： | 113/200頁 |
| 文件大?。?/td> | 2959K |
| 代理商： | PSB3186 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁當前第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁
ISAC-SX TE
PSB 3186
Description of Functional Blocks
Data Sheet
113
2003-01-30
–
XDOV
(
T
ransmit
D
ata
O
verflow), indicating that the data block size has been
exceeded, i.e. more than 16 or 32 byte were entered and data was overwritten.
–
XFW
(
T
ransmit
F
IFO
W
rite Enable), indicating that data can be written to the XFIFOD.
This status flag may be polled instead of or in addition to XPR.
Note: The significant interrupts and commands are underlined as only these are usually
used during a normal transmission sequence.
The XFIFOD requests service from the microcontroller by setting a bit in the ISTAD
register, which causes an interrupt (XPR, XDU, XMR). The microcontroller can then read
the status register STARD (XFW, XDOV), write data in the FIFO and it can change the
transmit FIFO block size (EXMD.XFBS) if required.
The instant of the initiation of a transmit pool ready (XPR) interrupt after different transmit
control commands is listed in
Table 17
.
When setting XME the transmitter appends the CRC and the endflag at the end of the
frame. When XTF & XME has been set, the XFIFOD is locked until successful
transmission of the current frame, so a consecutive XPR interrupt also indicates
successful transmission of the frame whereas after XME or XTF the XPR interrupt is
asserted as soon as there is space for one data block in the XFIFOD.
The transfer block size is 32 bytes for D- and B-channel by default, but sometimes, if the
microcontroller has a high computational load, it is useful to increase the maximum
reaction time for an XPR interrupt. However, the threshold can only be changed for
D-channel. The maximum reaction time is:
t
max
= (XFIFOD size - XFBS) / data transmission rate
With a selected block size of 16 bytes an XPR interrupt indicates when a transmit FIFO
space of at least 16 bytes is available to accept further data, i.e. there are still a maximum
of 48 bytes (64 bytes - 16 bytes) to be transmitted. With a 32 bytes block size the XPR
is initiated when a transmit FIFO space of at least 32 bytes is available to accept further
data, i.e. there are still a maximum of 32 bytes (64 bytes - 32 bytes) to be transmitted.
The maximum reaction time for the smaller block size is 50 % higher with the trade-off
of a doubled interrupt load. With a selected block size an XPR always indicates the
Table 17
CMDRD Register
XTF
XTF & XME
XPR Interrupt (availability of XFIFOD) after XTF, XME Commands
Transmit pool ready (XPR) interrupt initiated ...
as soon as the selected buffer size in the XFIFOD is available.
after the successful transmission of the closing flag.
The transmitter always sends an abort sequence.
as soon as the selected buffer size in the FIFO is available, two
consecutive frames share flags.
XME
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSB400-2 | 20A, 600V Integrated Power Hybrid IC for Appliance Motor Drive applications such as Air Conditioning systems compressor drives and light industrial applications.; A IRAMX20UP60A with Standard Packaging |
| PSB4400P | Plug n Drive Integrated Power Module. Similar to IRAMS10UP60A with Internal Shunt Resistor.; A IRAMS10UP60B with Standard Packaging |
| PSB4400T | Telephone Speech Circuit |
| PSB44030-P | Speakerphone Circuit |
| PSB44030-T | Speakerphone Circuit |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSB3186FV1.4 | 功能描述:ISDN 接口 ISDN RoHS:否 制造商:Texas Instruments 封裝:Tube |
| PSB3186FV14XT | 制造商:Lantiq 功能描述:ISDN S/T HDLC Interface 1-Line 192Kbps 3.3V 64-Pin TQFP T/R |
| PSB3186HV1.4 | 功能描述:ISDN 接口 ISDN RoHS:否 制造商:Texas Instruments 封裝:Tube |
| PSB330HA2C501 | 制造商:THINKING 制造商全稱:Thinking Electronic Industrial Co.,Ltd 功能描述:Motor Starter |
| PSB330MA2C501 | 制造商:THINKING 制造商全稱:Thinking Electronic Industrial Co.,Ltd 功能描述:Motor Starter |
發(fā)布緊急采購，3分鐘左右您將得到回復。