參數(shù)資料
型號(hào): PSB3186
英文描述: The IRAC1150-D2 Control Board is designed to demonstrate the performance of the IR1150S control IC in a continuous conduction mode boost converter for PFC.; A IRAC1150-D2 with Standard Packaging
中文描述: 3.3伏ISDN用戶終端訪問(wèn)控制器eXtended擴(kuò)展
文件頁(yè)數(shù): 78/200頁(yè)
文件大?。?/td> 2959K
代理商: PSB3186
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)當(dāng)前第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)
ISAC-SX TE
PSB 3186
Description of Functional Blocks
Data Sheet
78
2003-01-30
Synchronous Transfer
While looping, shifting and switching the data can be accessed by the controller between
the synchronous transfer interrupt (STI) and the status overflow interrupt (STOV).
The microcontroller access to the CDAxy registers can be synchronized by means of
four programmable synchronous transfer interrupts (STIxy)
1)
and synchronous transfer
overflow interrupts (STOVxy)
2)
in the STI register.
Depending on the DPS bit in the corresponding CDA_TSDPxy register the STIxy is
generated two (for DPS=’0’) or one (for DPS=’1’) BCL clock after the selected timeslot
(CDA_TSDPxy.TSS). One BCL clock is equivalent to two DCL clocks.
In the following description the index xy
0
and xy
1
are used to refer to two different
interrupt pairs (STI/STOV) out of the four CDA interrupt pairs (STI10/STOV10, STI11/
STOV11, STI20/STOV20, STI21/STOV21).
An STOVxy
0
is related to its STIxy
0
and is only generated if STIxy
0
is enabled and not
acknowledged. However, if STIxy
0
is masked, the STOVxy
0
is generated for any other
STIxy
1
which is enabled and not acknowledged.
Table 10
gives some examples for that. It is assumed that an STOV interrupt is only
generated because an STI interrupt was not acknowledged before.
In example 1 only the STIxy
0
is enabled and thus STIxy
0
is only generated. If no STI is
enabled, no interrupt will be generated even if STOV is enabled (example 2).
In example 3 STIxy
0
is enabled and generated and the corresponding STOVxy
0
is
disabled. STIxy
1
is disabled but its STOVxy
1
is enabled, and therefore STOVxy
1
is
generated due to STIxy
0
. In example 4 additionally the corresponding STOVxy
0
is
enabled, so STOVxy
0
and STOVxy
1
are both generated due to STIxy
0
.
In example 5 additionally the STIxy
1
is enabled with the result that STOVxy
0
is only
generated due to STIxy
0
and STOVxy
1
is only generated due to STIxy
1
.
Compared to the previous example STOVxy
0
is disabled in example 6, so STOVxy
0
is
not generated and STOVxy
1
is only generated for STIxy
1
but not for STIxy
0
.
Compared to example 5 in example 7 a third STOVxy
2
is enabled and thus STOVxy2 is
generated additionally for both STIxy
0
and STIxy
1
.
1)
In order to enable the STI interrupts the input of the corresponding CDA register has to be enabled. This is also
valid if only a synchronous write access is wanted. The enabling of the output alone does not effect an STI
interrupt.
2)
In order to enable the STOV interrupts the output of the corresponding CDA register has to be enabled. This
is also valid if only a synchronous read access is wanted. The enabling of the input alone does not effect an
interrupt.
相關(guān)PDF資料
PDF描述
PSB400-2 20A, 600V Integrated Power Hybrid IC for Appliance Motor Drive applications such as Air Conditioning systems compressor drives and light industrial applications.; A IRAMX20UP60A with Standard Packaging
PSB4400P Plug n Drive Integrated Power Module. Similar to IRAMS10UP60A with Internal Shunt Resistor.; A IRAMS10UP60B with Standard Packaging
PSB4400T Telephone Speech Circuit
PSB44030-P Speakerphone Circuit
PSB44030-T Speakerphone Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PSB3186FV1.4 功能描述:ISDN 接口 ISDN RoHS:否 制造商:Texas Instruments 封裝:Tube
PSB3186FV14XT 制造商:Lantiq 功能描述:ISDN S/T HDLC Interface 1-Line 192Kbps 3.3V 64-Pin TQFP T/R
PSB3186HV1.4 功能描述:ISDN 接口 ISDN RoHS:否 制造商:Texas Instruments 封裝:Tube
PSB330HA2C501 制造商:THINKING 制造商全稱:Thinking Electronic Industrial Co.,Ltd 功能描述:Motor Starter
PSB330MA2C501 制造商:THINKING 制造商全稱:Thinking Electronic Industrial Co.,Ltd 功能描述:Motor Starter