參數(shù)資料
型號(hào): Q67121C452
英文描述: IC-SM-8-BIT CPU-12MHZ
中文描述: 集成電路釤8位CPU - 12MHz的
文件頁(yè)數(shù): 76/121頁(yè)
文件大小: 1000K
代理商: Q67121C452
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)當(dāng)前第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)
Semiconductor Group
6-42
On-Chip Peripheral Components
C501
6.3.6 Details about Modes 2 and 3
Eleven bits are transmitted (through TxD), or received (through RxD): a start bit (0), 8 data bits (LSB
first), a programmable 9th data bit, and a stop bit (1). On transmit, the 9th data bit (TB8) can be
assigned the value of 0 or 1. On receive, the 9th data bit goes into RB8 in SCON. The baud rate is
programmable to either 1/32 or 1/64 the oscillator frequency in mode 2 (When bit SMOD in SFR
PCON (87H) is set, the baud rate is
f
OSC
/32). Mode 3 may have a variable baud rate generated from
either timer 1 or 2 depending on the state of TCLK and RCLK (SFR T2CON).
Figure 6-23
shows a functional diagram of the serial port in modes 2 and 3. The receive portion is
exactly the same as in mode 1. The transmit portion differs from mode 1 only in the 9th bit of the
transmit shift register. The associated timings for transmit/receive are illustrated in
figure 6-24
.
Transmission is initiated by any instruction that uses SBUF as a destination register. The “Write to
SBUF” signal also loads TB8 into the 9th bit position of the transmit shift register and flags the TX
control unit that a transmission is requested. Transmission starts at the next rollover in the divide-
by-16 counter. (Thus, the bit times are synchronized to the divide-by-16 counter, not to the “Write
to SBUF” signal.)
The transmision begins with activation of SEND, which puts the start bit at TxD. One bit time later,
DATA is activated, which enables the output bit of the transmit shift register to TxD. The first shift
pulse occurs one bit time after that. The first shift clocks a 1 (the stop bit) into the 9th bit position of
the shift register. Thereafter, only zeroes are clocked in. Thus, as data bits shift out to the right,
zeroes are clocked in from the left. When TB8 is at the output position of the shift register, then the
stop bit is just to the left of TB8, and all positions to the left of that contain zeroes. This conditon
flags the TX control unit to do one last shift and then deactivate SEND and set TI. This occurs at
the 11th divide-by-16 rollover after “Write to SBUF”.
Reception is initiated by a detected 1-to-0 transition at RxD. For this purpose RxD is sampled at a
rate of 16 times whatever baud rate has been established. When a transition is detected, the divide-
by-16 counter is immediately reset, and 1FFH is written to the input shift register.
At the 7th, 8th and 9th counter states of each bit time, the bit detector samples the value of RxD.
The value accepted is the value that was seen in at least 2 of the 3 samples. If the value accepted
during the first bit time is not 0, the receive circuits are reset and the unit goes back to looking for
another 1-to-0 transition. If the start bit proves valid, it is shifted into the input shift register, and
reception of the rest of the frame will proceed.
As data bit come from the right, 1s shift out to the left. When the start bit arrives at the leftmost
position in the shift register (which in modes 2 and 3 is a 9-bit register), it flags the RX control block
to do one last shift, load SBUF and RB8, and to set RI. The signal to load SBUF and RB8, and to
set RI, will be generated if, and only if, the following conditions are met at the time the final shift
pulse is generated:
1) RI = 0, and
2) Either SM2 = 0 or the received 9th data bit = 1
If either of these conditions is not met, the received frame is irretrievably lost, and RI is not set. If
both conditions are met, the received 9th data bit goes into RB8, and the first 8 data bit goes into
SBUF. One bit time later, whether the above conditions were met or not, the unit goes back to
looking for a 1-to-0 transition at the RxDTxD input.
Note that the value of the received stop bit is irrelevant to SBUF, RB8 or RI.
相關(guān)PDF資料
PDF描述
Q67126-C2088 RF inductor, ceramic core, 2% tol, SMT, RoHS
Q67127-C2036SAB-C161R1-L16M IC-SM-16 BIT CPU
Q67120-C2200 16-Bit Single-Chip Microcontroller Bare Die Delivery
Q67120-C1054 High Speed CMOS Logic Triple 3-Input NOR Gates 14-SOIC -55 to 125
Q67120-C1056 High Speed CMOS Logic Triple 3-Input NOR Gates 14-SOIC -55 to 125
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Q67121-C848 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:16-Bit CMOS Single-Chip Microcontroller
Q67121-C862 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:C16x-Family of High-Performance CMOS 16-Bit Microcontrollers
Q67121-C900 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:16-Bit CMOS Single-Chip Microcontroller
Q67121-C923 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:C16x-Family of High-Performance CMOS 16-Bit Microcontrollers
Q67121-C942 制造商:INFINEON 制造商全稱(chēng):Infineon Technologies AG 功能描述:16-Bit CMOS Single-Chip Microcontroller