QL5064 QuickPCI Data Sheet Rev D
21
QL5064 QuickPCI Data Sheet
20.0 AC Characteristics at Vcc = 3.3V, TA=25° C (K=1.00)
The AC Specifications, Logic Cell diagrams and waveforms are provided below. To calculate delays,
multiply the appropriate K factor in the “Operating Range” section by the following numbers.
Figure 12: QuickPCI Logic Cell Configuration
Table 2: Logic Cells
Symbol
Parameter
Propagation Delays (ns)Fanout a
a. Stated timing for worst case Propagation Delay over process variation at VCC=3.3V and TA=25×C.
Multiply by the appropriate Delay Factor, K, for speed grade, voltage and temperature settings as
specified in the Operating Range.
b. These limits are derived from a representative selection of the slowest paths through the Quick-
RAM logic cell including typical net delays. Worst case delay values for specific paths should be
determined from timing analysis of your particular design.
1
2
3
4
8
tPD
Combinatorial Delay b
1.4
1.7
2.0
2.3
3.5
tSU
Setup Time
b
1.8
1.8
1.8
1.8
1.8
tH
Hold Time
0.0
0.0
0.0
0.0
0.0
tCLK
Clock to Q Delay
0.8
1.1
1.4
1.7
2.9
tCWHI
Clock High Time
1.6
1.6
1.6
1.6
1.6
tCWLO
Clock Low Time
1.6
1.6
1.6
1.6
1.6
tSET
Set Delay
1.4
1.7
2.0
2.3
3.5
tRESET
Reset Delay
1.2
1.5
1.8
2.1
3.3
tSW
Set Width
1.9
1.9
1.9
1.9
1.9
tRW
Reset Width
1.8
1.8
1.8
1.8
1.8
Programmable
Logic Cell
5 Independent
Functions
(Optimized
for Synthesis)
OR
Single Large
Function
F1