QL5064 QuickPCI Data Sheet Rev D
23
QL5064 QuickPCI Data Sheet
Table 6: Input-Only Cells
Symbol
Parameter
Propagation Delays (ns)Fanout
b
1
2
3
4
8
12
24
TIN
High Drive Input Delay
1.5
1.6
1.8
1.9
2.4
2.9
4.4
TINI
High Drive Input, Inverting Delay
1.6
1.7
1.9
2.0
2.5
3.0
4.5
TISU
Input Register Set-Up Time
3.1
3.1
3.1
3.1
3.1
3.1
3.1
TIH
Input Register Hold Time
0.0
0.0
0.0
0.0
0.0
0.0
0.0
TlCLK
Input Register Clock To Q
0.7
0.8
1.0
1.1
1.6
2.1
3.6
TlRST
Input Register Reset Delay
0.6
0.7
0.9
1.0
1.5
2.0
3.5
TlESU
Input Register Clock Enable Setup Time
2.3
2.3
2.3
2.3
2.3
2.3
2.3
TlEH
Input Register Clock Enable Hold Time
0.0
0.0
0.0
0.0
0.0
0.0
0.0
Table 7: Clock Cells
Symbols
Parameter
Propagation Delays (ns)
Loads per Half Column [a]
a. The array distributed networks consist of 40 half columns and the global distributed networks consist
of 44 half columns, each driven by an independent buffer. The number of half columns used does not
affect clock buffer delay. The array clock has up to 8 loads per half column. The global clock has up
to 11 loads per half column.
1
2
3
4
8
10
12
14
16
18
20
tACK
Array Clock Delay
1.2
1.2
1.3
1.3
1.5
.16
1.7
1.8
1.9
2
2.1
tGCKP
Global Clock Pin Delay
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
0.7
tGCKB
Global Clock Buffer Delay
0.8
0.8
0.9
0.9
1.1
1.2
1.3
1.4
1.5
1.6
1.7
Table 8: I/O Cell Input Delays
Symbol
Parameter
Propagation Delays (ns)Fanout [4]
1
2
3
4
8
10
tI/O
Input Delay (bidirectional pad)
1.3
1.6
1.8
2.1
3.1
3.6
TISU
Input Register Set-Up Time
3.1
3.1
3.1
3.1
3.1
3.1
TIH
Input Register Hold Time
0.0
0.0
0.0
0.0
0.0
0.0
TlOCLK
Input Register Clock To Q
0.7
1.0
1.2
1.5
2.5
3.0
TlORST
Input Register Reset Delay
0.6
0.9
1.1
1.4
2.4
2.9
TlESU
Input Register clock Enable Set-Up Time
2.3
2.3
2.3
2.3
2.3
2.3
TlEH
Input Register Clock Enable Hold Time
0.0
0.0
0.0
0.0
0.0
0.0