- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373275 > RK80532PC041512 Microprocessor PDF資料下載
參數(shù)資料
| 型號： | RK80532PC041512 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁數(shù)： | 82/86頁 |
| 文件大?。?/td> | 882K |
| 代理商： | RK80532PC041512 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁當(dāng)前第82頁第83頁第84頁第85頁第86頁
82
Datasheet
Intel
Pentium
III Processor with 512KB L2 Cache at 1.13GHz to 1.40GHz
RESET#
I
Asserting the RESET# signal resets all processors to known states and invalidates
their L1 and L2 caches without writing back any of their contents. For a power-on
Reset, RESET# must stay active for at least one millisecond after V
CC
and
CLK have reached their proper specifications. On observing active RESET#, all
processor system bus agents will deassert their outputs within two clocks.
A number of bus signals are sampled at the active-to-inactive transition of RESET#
for power-on configuration. These configuration options are described in the
P6 Family of Processors Hardware Developer’s Manual
for details.
The processor may have its outputs tristated via power-on configuration. Otherwise,
if INIT# is sampled active during the active-to-inactive transition of RESET#, the
processor will execute its Built-in Self-Test (BIST). Whether or not BIST is
executed, the processor will begin program execution at the power on Reset vector
(default 0_FFFF_FFF0h). RESET# must connect the appropriate pins of all
processor system bus agents.
RESET# is the only AGTL signal which does not have on-die termination.
Therefore, it is necessary to place a discrete 56
resistor to V
. Refer to the
platform design guide for implementation detail and resistor tolerance.
RESET2#
I
RESET2# pin is provided to differentiate the Intel Pentium III processor with
512KB L2 Cache from legacy Pentium III processors. The Intel Pentium III
processor with 512KB L2 Cache. does not use the RESET2# pin. Refer to the
platform design guide for the proper connections of this signal.
RP#
I/O
The RP# (Request Parity) signal is driven by the request initiator, and provides
parity protection on ADS# and REQ[4:0]#. It must connect the appropriate pins of
all processor system bus agents.
A correct parity signal is high if an even number of covered signals are low and low
if an odd number of covered signals are low. This definition allows parity to be high
when all covered signals are high.
RS[2:0]#
I/O
The RS[2:0]# (Response Status) signals are driven by the response agent (the
agent responsible for completion of the current transaction), and must connect the
appropriate pins of all processor system bus agents.
RSP#
I
The RSP# (Response Parity) signal is driven by the response agent (the agent
responsible for completion of the current transaction) during assertion of RS[2:0]#,
the signals for which RSP# provides parity protection. It must connect the
appropriate pins of all processor system bus agents.
A correct parity signal is high if an even number of covered signals are low and low
if an odd number of covered signals are low. While RS[2:0]# = 000, RSP# is also
high, since this indicates it is not being driven by any agent guaranteeing correct
parity.
RTTCTRL
I
The RTTCTRL input signal provides AGTL termination control. The Intel
Pentium III processor with 512KB L2 Cache samples this input to set the
termination resistance value for the on-die AGTL termination. This signal must be
connected to a 56
resistor to Vss on a uni-processor platform or a 68
resistor to
Vss on a dual-processor platform. Refer to the platform design guide for
implementation detail and resistor tolerance.
SLEWCTRL
I
The SLEWCTRL input signal provides AGTL slew rate control. The Intel
Pentium III processor with 512KB L2 Cache samples this input to determine the
slew rate for AGTL signals when it is the driving agent. This signal must be
connected to a 110
resistor to Vss. Refer to the platform design guide for
implementation detail and resistor tolerance.
SLP#
I
The SLP# (Sleep) signal, when asserted in Stop-Grant state, causes processors to
enter the Sleep state. During Sleep state, the processor stops providing internal
clock signals to all units, leaving only the Phase-Locked Loop (PLL) still operating.
Processors in this state will not recognize snoops or interrupts. The processor will
recognize only assertions of the SLP#, STPCLK#, and RESET# signals while in
Sleep state. If SLP# is deasserted, the processor exits Sleep state and returns to
Stop-Grant state, restarting its internal clock signals to the bus and APIC processor
core units.
Name
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RK9410 | TRANSISTOR | MOSFET | N-CHANNEL | 30V V(BR)DSS | 7A I(D) | SO |
| RKC-SERIES | Interface IC |
| RKCB-SERIES | Interface IC |
| RKCR-SERIES | Interface IC |
| RKCS-SERIES | Interface IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| RK80532PC041512 SL5YR | 制造商:Intel 功能描述: |
| RK80532PC041512S L66R | 制造商:Intel 功能描述:MPU Pentium? 4 Processor 64-Bit 0.13um 2GHz 478-Pin FCPGA2 |
| RK80532PC041512S L6PK | 制造商:Intel 功能描述:MPU Pentium? 4 Processor 64-Bit 0.13um 2GHz 478-Pin FCPGA2 制造商:Intel 功能描述:32BIT MPU 80532PC041512 2G 512 - Trays 制造商:Intel 功能描述:NORTHWOOD; MPU PENTIUM 4 NETBURST 64BIT 0.13UM 2GHZ - Trays |
| RK80532PC041512SL6 | 制造商:Intel 功能描述:ITLRK80532PC041512SL6PK MPU MM#850362 |
| RK80532PC041512SL6PK | 制造商:Intel 功能描述:ITLRK80532PC041512SL6PK MM# 850362 / 32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。