![](http://datasheet.mmic.net.cn/330000/RS5C372B_datasheet_16451256/RS5C372B_29.png)
RS5C372B
- 29 -
4.3. Periodic Interrupt
The /INTR pin outputs, the Periodic interrupt frequency select register, and the Interrupt output
select bit can be used to interrupt the CPU in a certain cycle. The Periodic interrupt frequency select register
can be used to select either one of two interrupt output modes: the pulse mode and the level mode.
Periodic interrupt frequency select register (D2-0 at internal address Eh)
CT2
CT1
CT0
Wave form
mode
0
0
0
-
OFF(H)
0
0
1
-
Fixed at “L”
0
1
0
Pulse mode
2Hz(Duty50%)
0
1
1
Pulse mode
1Hz(Duty50%)
1
0
0
Level mode
Every second (synchronized with second
count up)
1
0
1
Level mode
Every minute (00 second of every minute)
1
1
0
Level mode
Every hour ( 00 minute(s) 00 second(s) of
every hour )
1
1
1
Level mode
Every month (the 1st day 00 AM 00
minute(s) 00 second(s) of every month )
1) Pulse mode: Outputs 2Hz, 1Hz clock pulses. For relationships with counting up of seconds, see
the diagram on the next page.
*) When 32000Hz crystal is used
In the 2Hz clock pulse mode, 0.496s clock pulses and 0.504s clock pulse are
output alternately.
Duty cycle for 1Hz clock pulses becomes 50.4%
(“L” duration is 0.496s while “H” duration is 0.504s)
1) Level mode: One second, one minute or one month may be selected for an interrupt frequency.
Counting up of seconds is matched with falling edge of interrupt output.
2) When the clock error correction circuit is used, periodic interrupt frequency changes every 20
seconds.
Pulse mode: “L” duration of output pulses may change in the maximum range of ±3.784ms
(±3.875ms when 32.000kHz crystal is used.) For example, Duty will be 50±0.3784% (or
50±0.3875% when 32.000kHz crystal is used) at 1Hz.
Level mode: Frequency in one second may change in the maximum range of ±3.784ms
(±3.875ms when 32.000kHz crystal is used.)
Description
Frequency and falling timing
(Default)
Pulse mode
/INTR pin
(Counting up of seconds)
Approx. 92us (32.768KHz crystal is used)
Approx. 94us (32.000KHz crystal is used)
CTFG bit
*) Since counting up of seconds and the falling edge has a time lag of approx.
92μs (at 32.768kHz) (approx. 94μs when 32.000kHz crystal is used), time with
apparently approx. one second of delay from time of the real-time clock may be
read when time is read in synchronization with the falling edge of output.