MC9S12DT128 Device User Guide — V02.09
63
PP7
KWP7
PWM7
—
—
VDDX
PERP/
PPSP
PERP/
PPSP
PERP/
PPSP
PERP/
PPSP
Disabled
Port P I/O, Interrupt,
Channel 7 of PWM
Port P I/O, Interrupt,
Channel 6 of PWM
Port P I/O, Interrupt,
Channel 5 of PWM
Port P I/O, Interrupt,
Channel 4 of PWM
Port P I/O, Interrupt,
Channel 3 of PWM,
SS of SPI1
Port P I/O, Interrupt,
Channel 2 of PWM,
SCK of SPI1
Port P I/O, Interrupt,
Channel 1 of PWM,
MOSI of SPI1
Port P I/O, Interrupt,
Channel 0 of PWM,
MISO2 of SPI1
Port S I/O, SS of
SPI0
Port S I/O, SCK of
SPI0
Port S I/O, MOSI of
SPI0
Port S I/O, MISO of
SPI0
Port S I/O, TXD of
SCI1
Port S I/O, RXD of
SCI1
Port S I/O, TXD of
SCI0
Port S I/O, RXD of
SCI0
Port T I/O, Timer
channels
PP6
KWP6
PWM6
—
—
VDDX
Disabled
PP5
KWP5
PWM5
—
—
VDDX
Disabled
PP4
KWP4
PWM4
—
—
VDDX
Disabled
PP3
KWP3
PWM3
SS1
—
VDDX
PERP/
PPSP
Disabled
PP2
KWP2
PWM2
SCK1
—
VDDX
PERP/
PPSP
Disabled
PP1
KWP1
PWM1
MOSI1
—
VDDX
PERP/
PPSP
Disabled
PP0
KWP0
PWM0
MISO1
—
VDDX
PERP/
PPSP
Disabled
PS7
SS0
—
—
—
VDDX
PERS/
PPSS
PERS/
PPSS
PERS/
PPSS
PERS/
PPSS
PERS/
PPSS
PERS/
PPSS
PERS/
PPSS
PERS/
PPSS
PERT/
PPST
Up
PS6
SCK0
—
—
—
VDDX
Up
PS5
MOSI0
—
—
—
VDDX
Up
PS4
MISO0
—
—
—
VDDX
Up
PS3
TXD1
—
—
—
VDDX
Up
PS2
RXD1
—
—
—
VDDX
Up
PS1
TXD0
—
—
—
VDDX
Up
PS0
RXD0
—
—
—
VDDX
Up
PT[7:0]
IOC[7:0]
—
—
—
VDDX
Disabled
NOTES
:
1. Refer to PEAR register description in HCS12 Multiplexed External Bus Interface (MEBI) Block Guide.
Pin Name
Function 1
Pin Name
Function 2
Pin Name
Function 3
Pin Name
Function 4
Pin Name
Function 5
Powered
by
Internal Pull
Resistor
Description
CTRL
Reset
State