- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385813 > SAA2022GP (NXP SEMICONDUCTORS) Tape formatting and error correction for the DCC system PDF資料下載
參數(shù)資料
| 型號： | SAA2022GP |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費家電 |
| 英文描述： | Tape formatting and error correction for the DCC system |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 封裝： | PLASTIC, SOT-208A, QFP-64 |
| 文件頁數(shù)： | 4/52頁 |
| 文件大?。?/td> | 208K |
| 代理商： | SAA2022GP |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
February 1994
4
Philips Semiconductors
Product specification
Tape formatting and error
correction for the DCC system
SAA2022
PINNING
SYMBOL
LTREF
LTDATA
LTCNT1
LTCNT0
LTCLK
LTEN
V
SS2
V
DD2
RASN
WEN
D3
D2
D1
D0
CASN
OEN
A8
A7
A6
A5
A4
A3
A2
A1
A0
V
SS3
V
DD3
WCLOCK
WDATA
SPEED
SPDF
PINO1
TAUX
TCH7
TCH6
TCH5
TCH4
TCH3
TCH2
PIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
DESCRIPTION
timing reference for microcontroller interface
data for microcontroller interface (3-state; CMOS levels)
control for microcontroller interface
control for microcontroller interface
bit clock for microcontroller interface
enable for microcontroller interface
supply ground (0 V)
supply voltage (+5 V)
DRAM row address strobe
DRAM write enable
DRAM data (MSB); 3-state output; TTL compatible input
DRAM data; 3-state output; TTL compatible input
DRAM data; 3-state output; TTL compatible input
DRAM data (LSB); 3-state output; TTL compatible input
DRAM column address strobe
DRAM output enable
DRAM address (MSB)
DRAM address
DRAM address
DRAM address
DRAM address
DRAM address
DRAM address
DRAM address
DRAM address (LSB)
supply ground (0 V)
supply voltage (+5 V)
clock for write amplifier transfers
write amplifier serial data
capstan phase information
capstan frequency information
Port expander output 1
AUX channel input from SAA2032
main data channel 7, input from SAA2032
main data channel 6, input from SAA2032
main data channel 5, input from SAA2032
main data channel 4, input from SAA2032
main data channel 3, input from SAA2032
main data channel 2, input from SAA2032
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA4995WP | Panorama-IC (PAN-IC)(全景畫面IC) |
| SAA55XX | TV microcontrollers with Closed Captioning (CC) and On-Screen Display (OSD) |
| SAA6712E | ECONOLINE: RB & RA - Dual Output from a Single Input Rail- Power Sharing on Output- Industry Standard Pinout- 1kVDC & 2kVDC Isolation- Custom Solutions Available- UL94V-0 Package Material- Efficiency to 85% |
| SAA6713AH | XGA analog input flat panel controller |
| SAA6713H | XGA dual input flat panel controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA2023 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Drive processor for DCC systems |
| SAA2023GP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Drive processor for DCC systems |
| SAA2023H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Drive processor for DCC systems |
| SAA2032 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital equalization for the tape drive processing of the DCC system |
| SAA2032GP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital equalization for the tape drive processing of the DCC system |
發(fā)布緊急采購，3分鐘左右您將得到回復。