- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372109 > SAA4970T (NXP SEMICONDUCTORS) Economical video processing IC ECOBENDIC PDF資料下載
參數(shù)資料
| 型號： | SAA4970T |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費家電 |
| 英文描述： | Economical video processing IC ECOBENDIC |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PDSO56 |
| 封裝： | PLASTIC, SOT-190-1, VSOP-56 |
| 文件頁數(shù)： | 25/32頁 |
| 文件大?。?/td> | 179K |
| 代理商： | SAA4970T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
1996 Oct 25
25
Philips Semiconductors
Preliminary specification
Economical video processing IC
(ECOBENDIC)
SAA4970T
APPLICATION INFORMATION
The ECOBENDIC fits in a concept together with a triple
AD, a field memory and a microcontroller, to form a double
scan converter for YUV data.
The scan mode is AABB only. Proscan and noise
reduction are not intended with the ECOBENDIC
stand-alone. With extra processing of e.g. a Progressive
scan-Zoom and Noise reduction IC (PROZONIC
SAA4990) or Movement Estimation Line-flicker Zoom
Noise reduction IC (MELZONIC SAA4991), other scan
modes and noise reduction become possible.
All clock signals in this concept are produced by the
ECOBENDIC. The video processing is done with a
one-clock system. The read clock is frequency divided
by 2 to obtain the write clock. With the aid of a window in
which the PLL frequency is held, a phase disturbance of a
VCR will not affect the display clock stability within the
display of the active part of the video. For compression
purposes, like 4 : 3 video on a 16 : 9 display, an external
second PLL should be used. On both the acquisition and
display side, external PLLs can be applied, with 3-state
switching of the CLK signals from the ECOBENDIC.
If the field memory data can be selectively updated, then
multi picture is possible, with or without a PIP signal
blanked in the YUV input data. In the latter case the
ECOBENDIC will present a lower clock frequency to the
ADC and memory write clock. With a PIP signal blanked in
YUV, the ECOBENDIC will just manoeuvre the PIP
position into the right memory location.
The microcontroller gets the (12 MHz) clock and the
watchdog reset signals from the ECOBENDIC.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA4974 | Besic without ADC |
| SAA4974H | Besic without ADC |
| SAA4977H | Besic |
| SAA4978 | Picture Improved Combined Network PICNIC |
| SAA4978H | Picture Improved Combined Network PICNIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA4974 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Besic without ADC |
| SAA4974H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Besic without ADC |
| SAA4977H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Besic |
| SAA4978 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Picture Improved Combined Network PICNIC |
| SAA4978H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Picture Improved Combined Network PICNIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。