- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄17745 > SC16IS741IPW,118 (NXP Semiconductors)IC UART SGL I2C BUS SPI 16TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | SC16IS741IPW,118 |
| 廠商： | NXP Semiconductors |
| 文件頁(yè)數(shù)： | 3/17頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC UART SGL I2C BUS SPI 16TSSOP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 系列： | * |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
SC16IS741_1
NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 01 — 29 April 2010
11 of 52
NXP Semiconductors
SC16IS741
Single UART with I2C-bus/SPI interface, 64-byte FIFOs, IrDA SIR
7.5 Interrupts
The SC16IS741 has interrupt generation and prioritization capability. The Interrupt Enable
Register (IER) enables each of the interrupts and the IRQ signal in response to an
interrupt generation. When an interrupt is generated, the IIR indicates that an interrupt is
pending and provides the type of interrupt through IIR[5:0]. Table 6 summarizes the
interrupt control functions.
It is important to note that for the framing error, parity error, and break conditions, LSR[7]
generates the interrupt. LSR[7] is set when there is an error anywhere in the RX FIFO,
and is cleared only when there are no more errors remaining in the FIFO. LSR[4:2] always
represent the error status for the received character at the top of the RX FIFO. Reading
the RX FIFO updates LSR[4:2] to the appropriate status for the new character at the top of
the FIFO. If the RX FIFO is empty, then LSR[4:2] are all zeros.
For the Xoff interrupt, if an Xoff flow character detection caused the interrupt, the interrupt
is cleared by an Xon flow character detection. If a special character detection caused the
interrupt, the interrupt is cleared by a read of the IIR.
Table 6.
Summary of interrupt control functions
IIR[5:0]
Priority
level
Interrupt type
Interrupt source
00 0001
none
00 0110
1
receiver line status
OE, FE, PE, or BI errors occur in characters in the
RX FIFO
00 1100
2
RX time-out
Stale data in RX FIFO
00 0100
2
RHR interrupt
Receive data ready (FIFO disable) or
RX FIFO above trigger level (FIFO enable)
00 0010
3
THR interrupt
Transmit FIFO empty (FIFO disable) or
TX FIFO passes above trigger level (FIFO enable)
00 0000
4
Modem status
Change of state of modem input pins
01 0000
6
Xoff interrupt
Receive Xoff character(s)/ special character
10 0000
7
CTS, RTS
RTS pin or CTS pin change state from active (LOW)
to inactive (HIGH)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 500DLBC-ACH | OSC PROG LVDS 2.5V 250PPM OE SMD |
| W3A41C332KAT2A | CAP ARRAY 4CH 3300PF 100V 0612 |
| 3362U-1-203RLF | TRIMMER 20K OHM 0.5W TH |
| MB2411A2G13-FB | SWITCH PUSH SPDT 0.4VA 28V |
| W3A41C222KAT2A | CAP ARRAY 4CH 2200PF 100V 0612 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SC16IS74Q900 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs |
| SC16IS750 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Single UART with I2C-bus/SPI interface, 64 bytes of transmit and receive FIFOs, IrDA SIR built-in support |
| SC16IS750IBS | 功能描述:UART 接口集成電路 I2C/SPI-UARTBRIDGE W/IRDA AND GPIO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16IS750IBS,128 | 功能描述:UART 接口集成電路 I2C/SPI-UARTBRIDGE W/IRDA AND GPIO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| SC16IS750IBS,151 | 功能描述:UART 接口集成電路 UART I2C/SPI RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。