- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16381 > SI3000SSI-EVB (Silicon Laboratories Inc)BOARD EVAL PARALLEL PORT SI3000 PDF資料下載
參數(shù)資料
| 型號(hào)： | SI3000SSI-EVB |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 9/34頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL PARALLEL PORT SI3000 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 音頻編解碼器 |
| 已用 IC / 零件： | SI3000 |
| 已供物品： | 主板和子卡組套 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
Si3000
Rev. 1.4
17
Figure 18. Clock Generation Subsystem (PLL)
2.9. Clock Generation Subsystem
The Si3000 contains an on-chip clock generator. Using
a single MCLK input frequency, the Si3000 can
generate all the desired standard modem sample rates,
as well as the common 11.025 kHz rate for audio
playback.
The clock generator consists of a phase-locked loop
(PLL1) that achieves the desired sample frequency.
illustrates
the
clock
generator.
The
architecture of the PLL allows for fast lock time on initial
start-up, fast lock time when changing modem sample
rates and high noise immunity. A large number of MCLK
frequencies between 1 MHz and 60 MHz are supported.
2.9.1. Programming the Clock Generator
As noted in Figure 18, the clock generator must output a
clock equal to 1024*Fs, where Fs is the desired sample
rate. The 1024*Fs clock is determined through
programming of the following registers:
Register 3 - N1 divider, 8 bits.
Register 4 - M1 divider, 8 bits
N1 (register 3) and M1 (register 4) are 8-bit unsigned
values. FMCLK is the clock provided to the MCLK pin.
Table 12 lists several standard crystal rates that could
be supplied to MCLK.
When programming the registers of the clock generator,
the order of register writes is important. For PLL
updates, N1 (register 3) must always be written first,
immediately followed by a write to M1 (register 4).
Note:
The values shown in Table 12 satisfy the equations
above. However, when programming the registers for
N1 and M1, the value placed in these registers must be
one less than the value calculated from the equations.
÷ N1
FUP1
MCLK
VCO1
P
D
÷ M1
8 bits
÷ 5 or
÷ 10*
1024Fs
FPLL1
*Note: See PLL bit in Register 2.
Table 12. MCLK Examples for 8 kHz
MCLK (MHz)
N1
M1
1.8432
9
200
4.0000
25
256
4.0960
1
10
5.2800
33
256
5.7600
9
64
6.1440
3
20
8.1920
1
5
9.2160
9
40
10.0800
63
256
10.5600
33
128
11.0592
27
100
12.288
3
10
14.7456
9
25
16.0000
25
64
18.4320
9
20
24.5760
3
5
25.8048
63
100
33.7600
211
256
44.2368
27
25
46.0800
9
8
47.9232
117
100
48.0000
75
64
56.0000
175
128
59.200
185
128
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL88001/2/3EVAL1Z | EVAL BOARD 1 FOR ISL88001/2/3 |
| M3BBA-2060K | IDC CABLE - MSR20A/MC20F/MSR20A |
| ECM25DRMI | CONN EDGECARD 50POS .156 SQ WW |
| VE-B1P-EY-S | CONVERTER MOD DC/DC 13.8V 50W |
| 6374613-8 | C/A LC-SC DUP 50/125 MM 8M |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SI-3000V | 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:3-Terminal, Low Dropout Voltage Dropper Type |
| SI3000-X-FS | 制造商:Silicon Laboratories Inc 功能描述:VOICE CODEC W/INTEGRATED MICRO LEADFREE - Rail/Tube |
| SI-3000ZD | 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:Surface-Mount Low Dropout Voltage Linear Regulator ICs |
| SI-3000ZD_11 | 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:Surface-Mount, Low Dropout Voltage |
| SI-3000ZF | 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:5-Terminal, Low Dropout Voltage |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。