(VDD
參數(shù)資料
型號: SI3200-G-GSR
廠商: Silicon Laboratories Inc
文件頁數(shù): 13/112頁
文件大?。?/td> 0K
描述: IC SLIC/CODEC 125V LINE 16SOIC
標(biāo)準(zhǔn)包裝: 2,500
系列: ProSLIC®
功能: 用戶線路接口概念(SLIC),CODEC
接口: GCI,PCM,SPI
電路數(shù): 2
電源電壓: 3.3V,5V
電流 - 電源: 110µA
功率(瓦特): 941mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 16-SOIC(0.154",3.90mm Width)裸露焊盤
供應(yīng)商設(shè)備封裝: 16-SOIC N
包裝: 帶卷 (TR)
包括: 電池切換,BORSCHT 功能,DTMF 生成和解碼,F(xiàn)SK 音調(diào)生成,調(diào)制解調(diào)器和傳真音調(diào)檢測
Si3220/25 Si3200/02
Rev. 1.3
11
Not
Recommended
fo
r N
ew
D
gn
s
Table 5. AC Characteristics
(VDD, VDD1 – VDD4 = 3.13 to 5.25 V, TA = 0 to 70 °C for K/F-Grade, –40 to 85 °C for B/G-Grade)
Parameter
Test Condition
Min
Typ
Max
Unit
TX/RX Performance
Overload Level
2.5
VPK
Overload Compression
2-Wire – PCM
Single Frequency Distortion1
2-Wire – PCM or PCM – 2-Wire:
200Hz to 3.4kHz
–85
–65
dB
PCM – 2-Wire – PCM:
200 Hz – 3.4 kHz,
16-bit Linear mode
–87
–65
dB
Signal-to-(Noise + Distortion)
Ratio2
200Hz to 3.4kHz
D/A or A/D 8-bit
Active off-hook, and OHT, any ZT
Audio Tone Generator Signal-to-
Distortion Ratio2
0 dBm0, Active off-hook, and
OHT, any ZT
46
dB
Intermodulation Distortion
–41
dB
Gain Accuracy2
2-Wire to PCM or PCM to 2-Wire
1014 Hz, Any gain setting
–0.25
+0.25
dB
Attenuation Distortion vs. Freq.
0 dBm 0
Group Delay vs. Frequency
Gain Tracking3
1014 Hz sine wave,
reference level –10 dBm
Signal level:
——
3 dB to –37 dB
± 0.25
dB
–37 dB to –50 dB
± 0.5
dB
–50 dB to –60 dB
± 1.0
dB
Round-Trip Group Delay
1014 Hz, Within same time-slot
600
700
s
Crosstalk between Channels
TX or RX to TX
TX or RX to RX
0dBm0,
300Hz to 3.4kHz
–108
–75
dB
Gain Step Increment4
Step size around 0 dB
±0.0005
dB
2-Wire Return Loss5
200Hz to 3.4kHz
26
30
dB
Transhybrid Balance5
300Hz to 3.4kHz
34
40
dB
Notes:
1. The input signal level should be 0 dBm0 for frequencies greater than 100 Hz. For 100 Hz and below, the level should
be –10 dBm0. The output signal magnitude at any other frequency will be smaller than the maximum value specified.
2. Analog signal measured as VTIP – VRING. Assumes ideal line impedance matching.
3. The quantization errors inherent in the /A-law companding process can generate slightly worse gain tracking
performance in the signal range of 3 to –37 dB for signal frequencies that are integer divisors of the 8 kHz PCM
sampling rate.
4. The digital gain block is a linear multiplier that is programmable from –
to +6 dB. The step size in dB varies over the
5. VDD1 – VDD4 = 3.3 V, VBAT = –52 V, no fuse resistors, RL = 600 , ZS = 600 synthesized using RS register
coefficients.
6. The level of any unwanted tones within the bandwidth of 0 to 4 kHz does not exceed –55 dBm.
7. The OBIAS and ABIAS registers program the dc bias current through the SLIC in the on-hook transmission and off-
hook active conditions, respectively. This per-pin total current setting should be selected so it can accommodate the
sum of the metallic and longitudinal currents through each of the TIP and RING leads for a given application.
相關(guān)PDF資料
PDF描述
MC68HC908QT4VPE IC MCU 4K FLASH W/ADC 8-DIP
SI3201-GS IC LINEFEED INTRFC SI321X 16SOIC
SI3202-G-FS IC LINEFEED INTRFC 125V 16SOIC
SI3200-G-FS IC SLIC/CODEC 100V LINE 16SOIC
SI3200-G-FSR IC SLIC/CODEC 100V LINE 16SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SI3200-GS 功能描述:射頻無線雜項(xiàng) 100 V Linefeed codec RoHS:否 制造商:Texas Instruments 工作頻率:112 kHz to 205 kHz 電源電壓-最大:3.6 V 電源電壓-最小:3 V 電源電流:8 mA 最大功率耗散: 工作溫度范圍:- 40 C to + 110 C 封裝 / 箱體:VQFN-48 封裝:Reel
SI3200-GSR 制造商:Silicon Laboratories Inc 功能描述:
Si3200-KS 功能描述:電信線路管理 IC 100 V LINEFEED INTERFACE IC.CHIPSET RoHS:否 制造商:STMicroelectronics 產(chǎn)品:PHY 接口類型:UART 電源電壓-最大:18 V 電源電壓-最小:8 V 電源電流:30 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VFQFPN-48 封裝:Tray
SI3200-KSR 制造商:Silicon Laboratories Inc 功能描述:
SI3200-X-FS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DUAL PROGRAMMABLE CMOS SLIC WITH LINE MONITORING