Si5338
42
Rev. 1.3
DOCUMENT CHANGE LIST
Revision 0.2 to 0.3
Changed minimum output clock frequency from
5MHz to 1MHz.
Updated slew rates.
Deleted Table 12, “Output Driver Slew Rate Control”.
Revision 0.3 to 0.5
Major editorial changes to all sections to improve
clarity
Completed electrical specification tables with final
characterization results
Revised the maximum input and output frequencies
from 700 MHz to 710 MHz
Improved jitter specifications to reflect updated
characterization results
Added new Si5338N/P/Q ordering codes
Added typical application diagrams
Added an application section to highlight the
flexibility of the Si5338 in various timing functions
options
Revision 0.5 to 0.55
Editorial changes to section 3.5 “Configuring the Si5338” to improve clarity on ordering custom
Si5338 and on configuring “blank” Si5338.
Added pin numbers to device package drawings.
Updated ordering information to include evaluation
boards.
Updated first page description and applications
Added
JC to specification tables.
Added GbE RM jitter specification with 1.875–
20 MHz integration band.
Revision 0.55 to 0.6
Changed output duty cycle to 45–55%.
All I2C address now in binary.
Changed ordering information to reflect 710 MHz
limit.
Info on POR and soft reset added.
Added register section.
Updated Figure 9 to include the entire programming procedure.
LOS detector circuits.
Update block diagrams with new input circuit
diagrams.
Revision 0.6 to 0.65
page 22 for consistency with register description.
Revision 0.65 to 1.0
Expanded PCI jitter specifications in Table 12. Moved “Si5338 Registers” section to AN411.
Added I2C data rate specifications to Table 15. Revised CMOS output currents down for each
CMOS driver that is active in
Table 3.
Clarified CMOS output loads in Table 3 Added peak reflow temperature and footnote in
Added more information to Table note about CMOS
Changed all reference of MultiSynth Mn to MSn
Reworded 3.5.2 and 3.5.3 for clarity.
Revision 1.0 to 1.1
Replaced all references to AN411 with "Si5338
Reference Manual" (AN411 has been replaced by
the Si5338 Reference Manual).
Clarified crystal specifications in Tables 8, 9, 10, 11
and added references to AN360.
Revision 1.1 to 1.2
Added CML current consumption specification.
Corrected tR/tF for output clocks (single-ended) from
1.7 ns (max ) to 2.0 ns (max).
Added CML Output Voltage parameter.
Updated typical specifications for total jitter for PCI
Express 1.1 Common clocked topology.
Updated typical specifications for RMS jitter for PCI
Express 2.1 Common clocked topology.
Removed RMS jitter specification for PCI Express 2.1