Si5338
Rev. 0.5
17
3.2. Input Stage
The input stage supports four inputs. Two are used as
the clock inputs to the synthesis stage and the other two
are used as feedback inputs for zero delay or external
feedback mode. In cases where external feedback is
not required, all four input are available to the synthesis
stage. The reference selector selects one of the inputs
as the reference to the synthesis stage. The input
configuration is selectable through the IC interface.
Figure 2. Input Stage
IN1/IN2 and IN5/IN6 are differential inputs which are
capable of accepting clock rates ranging from 5 MHz to
710 MHz.
The
differential
inputs
are
capable
of
interfacing to multiple signals such as LVPECL, LVDS,
HSCL, and CML. Differential signals must be AC
coupled as shown in
Figure 3. A termination resistor of
100 Ohms placed close to the input pins is also
required. Refer to
Table 6 for signal voltage limits.
Figure 3. Interfacing Differential and Single-
Ended Signals to the Si5338
IN3 and IN4 accept single-ended signals from 5 MHz to
200 MHz (CMOS) or 350 MHz (SSTL, HSTL). The
single-ended inputs are internally AC coupled so they
can accept a wide variety of signals without requiring a
specific DC level. The input signal only needs to meet a
minimum voltage swing which makes it compatible with
common single-ended signals such as CMOS, HSTL,
and SSTL. Refer to
Table 6 for signal voltage limits. A
typical single-ended connection is shown in
Figure 3.Refer
to
application
note
AN408
for
additional
termination options.
For free-run operation, the internal oscillator can
operate from a low frequency fundamental mode crystal
(XTAL) with a resonant frequency between 8 and
30 MHz. A crystal can easily be connected to pins IN1
and IN2 without external components as shown in
Figure 4. Connecting an XTAL to the Si5338
Refer to application note AN360 for recommended
XTAL components.
3.3. Synthesis Stages
Synthesis of the output clocks is performed in two
stages as shown in
Figure 5. The first stage is a high
frequency analog phase-locked loop (APLL) which
multiplies the input stage clock to a frequency within the
range of 2.2 GHz to 2.8 GHz. Multiplication of the input
frequency is accomplished using a proprietary and
highly precise MultiSynth feedback divider (N) which
allows the APLL to generate any frequency within its
VCO range with less jitter than typical fractional N
dividers.
Figure 5. Synthesis Stages
÷P2
÷P1
Osc
Input
Stage
fb
CLKIN
CLKINB
IN3
IN2
IN1
Clock
Inputs
Feedback
Inputs
IN6
IN4
IN5
FDBK
FDBKB
ref
Reference
Selector
To
Synthesis
Sta
g
e
osc
ref
refdiv
fb
fbdiv
IN2 / IN6
IN1 / IN5
100
50
0.1 uF
IN3 / IN4
50
Rs
IN2
IN1
XTAL
Osc
To synthesis stage
or output selectors
Phase
Frequency
Detector
Loop
Filter
VCO
MultiSynth
÷M0
MultiSynth
÷M1
MultiSynth
÷M2
MultiSynth
÷M3
MultiSynth
÷N
Synthesis
Stage 1
(APLL)
Synthesis
Stage 2
ref
fb
F
rom
Input
Stag
e
T
o
Output
S
tage
2.2-2.8
GHz