參數資料
型號: SI5350B-A-GT
廠商: Silicon Laboratories Inc
文件頁數: 7/24頁
文件大?。?/td> 0K
描述: IC CLK GEN PLL BLANK CUST 10MSOP
標準包裝: 50
系列: MultiSynth™
類型: *
PLL:
輸入: 晶體
輸出: CMOS
電路數: 1
比率 - 輸入:輸出: 1:3
差分 - 輸入:輸出: 無/無
頻率 - 最大: 133MHz
除法器/乘法器: 是/無
電源電壓: 2.25 V ~ 3.63 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 10-TFSOP,10-MSOP(0.118",3.00mm 寬)
供應商設備封裝: 10-MSOP
包裝: 管件
Si5350B
Rev. 0.9
15
Figure 11. User-definable VCXO Pull Range
4.5. Design Considerations
The Si5350B is a self-contained clock generator that requires very few external components. The following general
guidelines are recommended to ensure optimum performance.
4.5.1. Power Supply Decoupling/Filtering
The Si5350B has built-in power supply filtering circuitry to help keep the number of external components to a
minimum. All that is recommended is one 0.1 F decoupling capacitor per power supply pin. This capacitor should
be mounted as close to the VDD and VDDO pins as possible without using vias.
4.5.2. Power Supply Sequencing
The VDD and VDDOx (i.e., VDDO0, VDDO1, VDDO2, VDDO3) power supply pins have been separated to allow
flexibility in output signal levels. It is important that power is applied to all supply pins (VDD, VDDOx) at the same
time. Unused VDDOx pins should be tied to VDD.
4.5.3. External Crystal
The external crystal should be mounted as close to the pins as possible using short PCB traces. The XA and XB
traces should be kept away from other high-speed signal traces. See “AN551: Crystal Selection Guide” for more
details.
4.5.4. External Crystal Load Capacitors
The Si5350B provides the option of using internal and external crystal load capacitors. If external load capacitors
are used, they should be placed as close to the XA/XB pads as possible. See “AN551: Crystal Selection Guide” for
more details.
4.5.5. Unused Pins
Unused control pins (P0–P4) should be tied to GND.
Unused voltage control pin should be tied to GND.
Unused output pins (CLK0–CLK7) should be left floating.
4.5.6. Trace Characteristics
The Si5350B features various output current drives ranging from 2 to 8 mA (default). It is recommended to
configure the trace characteristics as shown in Figure 12 when an output drive setting of 8 mA is used.
f(p
p
m
)
VC (Volts)
500
750
1000
-500
-750
-1000
0
250
-250
VDD
Pull-in Range
@ VDD = 3.3 V
VDD
2
kv = 6 ppm/V
10
-10
kv =
250
ppm
/V
kv = 150
ppm/V
相關PDF資料
PDF描述
X9410YS24IZ-2.7 IC XDCP DUAL 64TAP 2.5K 24-SOIC
X9410YS24Z-2.7 IC XDCP DUAL 64TAP 2.5K 24-SOIC
X9269US24Z IC XDCP DUAL 256TAP 50K 24-SOIC
X9261US24IZ IC XDCP DUAL 256TAP 50K 24-SOIC
74VHC138N DECODER/DEMUX 3-TO-8 16DIP
相關代理商/技術參數
參數描述
SI5350B-A-GTR 功能描述:時鐘發(fā)生器及支持產品 Any-Rate Dual PLL 133MHz Clk VCXO RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
Si5350B-A-GU 功能描述:時鐘發(fā)生器及支持產品 AnyRate 2 PLL 125MHz Clk w/VCXO 8 outputs RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
SI5350B-A-GUR 功能描述:時鐘發(fā)生器及支持產品 Any-Rate Dual PLL 133MHz Clk VCXO RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
Si5350B-Axxxxx-GM 功能描述:時鐘發(fā)生器及支持產品 Any-Rate, Dual PLL 133MHz Clock with VCXO , 8 outputs, 20-QFN (customized) RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
Si5350B-Axxxxx-GT 功能描述:時鐘發(fā)生器及支持產品 Any-Rate, Dual PLL 133MHz Clock with VCXO , 3 outputs, 10-MSOP (customized) RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56