參數(shù)資料
型號(hào): SLWS132
廠商: Texas Instruments, Inc.
英文描述: QUAD RECEIVER CHIP
中文描述: 四接收器芯片
文件頁(yè)數(shù): 16/46頁(yè)
文件大小: 413K
代理商: SLWS132
GRAYCHIP, INC.
- 11 -
APRIL 27, 1999
GC4014 QUAD RECEIVER CHIP
DATA SHEET REV 0.6
This document contains information which may be changed at any time without notice
words will be transmitted immediately following the first I/Q pair as shown in Figure 10(c). Figure 10(c) also shows
how the RDY signal can be used to identify the I and Q channels in the TDM serial transmission.The bit-serial output
rate is programmable as a power-of-2 division of the input clock.
Figure 10. Serial Output Formats
The serial clock (SCK) will normally stop after the last bit transfer of each OSP. The user can force a
continuous clock by setting the CONTINUOUS control bit in the output control register. In the continuous mode the
data is repeated until the next OSP. This may be useful if the user wants to multiplex the outputs from multiple chips
onto the same serial bus. Note: The frame syncs are not intended to be used in the continuous mode. After the
proper number of frame syncs have been output as shown in Figure 10, the next frame sync will be missing in the
continuous mode. The frame syncs will then repeat every 16 (or 32 in the packed mode) bit clocks. Note also that
the number of bit clocks per output frame may not be a rational number, resulting in a truncated bit clock at the end
of the OSP.
3.6.3
Link Mode Output
The four serial output pins and the bit clock and frame sync pins can be configured as an ADSP-2106x
SHARC DSP chip link port. These pins are in a tri-state condition when the chip powers up. A control bit is set to
enable these pins and another control bit is set to enable the link port mode. In the link mode the READY output pin
becomes the ACK (acknowledge) input which is used to receive the link port “LACK” signal.
SCK
SFS
SOUT
I15
I14
I1
I0
Q15
Q14
(a) 16 BIT MODE, FRAME SYNC AT THE START OF EACH 16 BIT WORD
SCK
SFS
SOUT
I15
I14
I1
I0
Q15
Q14
(b) 32 BIT “PACKED” MODE, ONE FRAME SYNC AT THE START OF EACH 32 BIT TRANSFER
clock stops after transfers are complete and stays low unless “continuous” is set
clock stops after transfers are complete and stays low unless “continuous” is set
IA
QA
RDY is 4 clocks wide (CK not SCK clocks) or is 16 clocks wide if RDY_WIDTH is set
RDY
SFS
SOUT
IA
QA
IB
QB
IA
QA
IB
QB
IC
QC
ID
QD
IA
(c) ONE, TWO OR FOUR CHANNEL MUX MODES (PACKED MODE IS ON)
SFS
SOUT
SFS
SOUT
MUX_MODE=0
MUX_MODE=1
MUX_MODE=2
Output Sample Period (OSP)
Q1
Q0
I15
I14
The words repeat in the continuous mode
Q1
Q0
I15
I14
The words repeat in the continuous mode
IA
QA
IA
QA
IB
QB
QA
IB
QB
IC
QC
相關(guān)PDF資料
PDF描述
SM-762A DC Tachometer Generators
SM-762B DC Tachometer Generators
SM-A2847 CRYSTAL CLOCK OSCILLATORS
SM-A284C CRYSTAL CLOCK OSCILLATORS
SM-2840 CRYSTAL CLOCK OSCILLATORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SLWSTK6000A 功能描述:DEV KIT WIRELESS EFR32MG 2.4GHZ 制造商:silicon labs 系列:Mighty Gecko 零件狀態(tài):有效 類型:收發(fā)器; 智能低功耗(BLE)藍(lán)牙? 4.x 頻率:2.4GHz 配套使用產(chǎn)品/相關(guān)產(chǎn)品:EFR32MG 所含物品:9 板,線纜,配件 標(biāo)準(zhǔn)包裝:1
SLWSTK6000B 功能描述:EFR32MG12 2.4GHZ MESH KIT 制造商:silicon labs 系列:Mighty Gecko 零件狀態(tài):在售 類型:收發(fā)器; 802.15.4(線程, ZigBee?) 頻率:2.4GHz 配套使用產(chǎn)品/相關(guān)產(chǎn)品:EFR32MG12 所含物品:板 標(biāo)準(zhǔn)包裝:1
SLWSTK6020A 功能描述:DEV KIT BLE EFR32BG 2.4GHZ 制造商:silicon labs 系列:Blue Gecko 零件狀態(tài):有效 類型:收發(fā)器; 智能低功耗(BLE)藍(lán)牙? 4.x 頻率:2.4GHz 配套使用產(chǎn)品/相關(guān)產(chǎn)品:EFR32BG 所含物品:3 板,線纜,配件 標(biāo)準(zhǔn)包裝:1
SLWSTK6020B 功能描述:EFR32 BLUE GECKO BLUETOOTH START 制造商:silicon labs 系列:Blue Gecko 零件狀態(tài):在售 類型:收發(fā)器; 智能低功耗(BLE)藍(lán)牙? 4.x 頻率:2.4GHz 配套使用產(chǎn)品/相關(guān)產(chǎn)品:EFR32BG13 所含物品:板 標(biāo)準(zhǔn)包裝:1
SLWSTK6060A 功能描述:DEV KIT EFR32FG 915MHZ 2.4GHZ 制造商:silicon labs 系列:Flex Gecko 零件狀態(tài):在售 類型:收發(fā)器 頻率:915MHz, 2.4GHz 配套使用產(chǎn)品/相關(guān)產(chǎn)品:EFR32FG 所含物品:板 標(biāo)準(zhǔn)包裝:1