參數(shù)資料
型號： ST7285C
廠商： 意法半導體
英文描述： 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
中文描述： 8位微控制器48,000鐵路發(fā)展策略光盤，3K內(nèi)存，ADC，兩個定時器，2個SPI，I2C和脊髓損傷接口
文件頁數(shù)： 19/117頁
文件大小： 748K
代理商： ST7285C
19/117
ST7285C
3.4 WATCHDOG TIMER SYSTEM (WDG)
3.4.1 Introduction
The Watchdog timer is used to detect the oc-
curence of a software fault, usually generated by
external interference or by unforeseen logical con-
ditions, which causes the application program to
abandon its normal sequence. The Watchdog cir-
cuit generates an MCU reset on expiry of a pro-
grammed time period, unless the program refresh-
es the counter’s contents before it is decremented
to zero.
3.4.2 Functional Description
The counter is decremented every 12,288 ma-
chine cycles, and the length of the timeout period
can be programmed by the user in 64 increments,
ranging from 12,288 machine cycles to 786,432
machine cycles, depending on the value loaded in
bits 0-5 of the Watchdog register. The application
program must be written so that the Watchdog
register is reloaded at regular intervals during nor-
mal operation.
The Watchdog is not activated automatically on
Reset, and must be activated by the user program
if required. Once activated it cannot be disabled,
save by a Reset.
During the Reset cycle, the device Reset pin acts
as an output that is pulsed low for 3 machine cy-
cles (6 oscillator cycles). In its high state, an inter-
nal pull-up resistor ofabout 100K
is connected to
the Reset pin.
This resistor can be pulled low by external circuitry
to reset the device.
The Watchdog delay time is defined by bits 5-0 of
the Watchdog register; bit 6 must always be set in
order to avoid generating an immediate reset.
Conversely, this can be used to generate a soft-
ware reset (bit 7 = 1, bit 6 = 0).
Once bit 7 is set, it cannot be cleared by software:
i.e. the Watchdog cannot be disabled by software
without generating a Reset. The Watchdog timer
mustbe reloaded before bit 6 is decremented to”0”
to avoid a Reset. Following a Reset, the Watchdog
register will contain 7Fh (bits 0-6 = 1, bit 7 = 0).
If the Watchdog is activated, the HALT instruction
will generate a Reset.
If the circuit is not used as a Watchdog (i.e. bit 7 is
never set), bits 6 to 0 may be used as a simple 7-
bit timer, for instance as a real time clock. Since no
interrupt will be generated under these conditions,
the Watchdog register must be monitored by soft-
ware.
3.4.3 Watchdog Register
Register Address: 0024h
Reset Value: 0111 1111 (7Fh)
—
Read/Write
b7 =
WDGA:
Activation bit (is active if set)
b6-0 =
T6-T0
: 7-bit timer counter (Msb to Lsb)
Table 4. Watchdog Timing (f
OSC
= 8 MHz)
7
0
WDGA
T6
T5
T4
T3
T2
T1
T0
WDG Register initial
value
FF
C0
WDG timeout period (ms)
197
3
相關PDF資料
PDF描述
ST72T85A5Q6 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
ST730C08L3 PHASE CONTROL THYRISTORS
ST730C08L3L PHASE CONTROL THYRISTORS
ST730C12L0 PHASE CONTROL THYRISTORS
ST730C12L0L PHASE CONTROL THYRISTORS
相關代理商/技術參數(shù)
參數(shù)描述
ST7-28B56 功能描述:電源變壓器 SPLIT BOBBIN HORZ MOUNT XFMR RoHS:否 制造商:Triad Magnetics 功率額定值:12 VA 初級電壓額定值:115 V / 230 V 次級電壓額定值:12 V / 24 V 安裝風格:SMD/SMT 一次繞組:Dual Primary Winding 二次繞組:Dual Secondary Winding 長度:2.5 in 寬度:2 in 高度:1.062 in
ST72A 制造商:DGS 功能描述:
ST72C104G1B6 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
ST72C104G1M1 制造商:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER - Bulk
ST72C104G1M6 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*