參數(shù)資料
型號(hào)： ST7285C
廠商： 意法半導(dǎo)體
英文描述： 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
中文描述： 8位微控制器48,000鐵路發(fā)展策略光盤，3K內(nèi)存，ADC，兩個(gè)定時(shí)器，2個(gè)SPI，I2C和脊髓損傷接口
文件頁數(shù)： 62/117頁
文件大?。?/td> 748K
代理商： ST7285C
62/117
ST7285C
I
2
C BUS INTERFACE
(Cont’d)
4.5.6.3 Slave Sending
The Slave waits for the microcontroller to write in
the Data Register. Then it receives data in the
Shift Register and sends it on the SDA line. When
the acknowledge bit is received, the BTF flagis set
and an interrupt is generated if ITE is set.
- Detection of a Stop or Start condition during a
byte transfer: the state machine is reset, the BERR
flag is set and an interrupt is generated.
- Detection of a Start condition after an acknowl-
edge time-slot: the state machine is reset and it
starts a new process. So, the flag ADSL is set and
an interrupt is generated if ITE is set.
- Detection of a Stop condition after an acknowl-
edge time-slot: the state machine is reset. Then
the flag SSTOP is set and an interrupt is generat-
ed if ITE is set.
4.5.6.4 Master mode
The interface operates in Master mode after gen-
erating a Start condition. So, the Start flag must be
set in the control register and the I
2
C bus must be
free (Busy bit at logic low level).
Once the Start condition is generated, the M/SL
and SB flags are set and an interrupt is generated
if ITE is set. The interface waits for the microcon-
troller to write the Slave address in the Data Reg-
ister by holding the SCL line low.
The address byte is then sent on the SDA line, an
acknowledge clock pulse is sent on the SCL line
and an interrupt is generated if ITE is set. The in-
terface waits for the MCU to write to the Control
Register by holding the SCL line low. If there is no
acknowledge, the AF flag is set and the Master
must write a Start or a Stop in the ControlRegister.
The state machine then enters a send or a receive
process, depending on the stateof the Data Direc-
tion bit (least significant bit); an interrupt is gener-
ated if ITE is set.
If the Master loses control of bus arbitration, there
will be no acknowledge. The AF flag is set and the
Master must write a Start or a Stop in the control
register; the ARLO flag is set, the M/SL flag is
cleared and the process is reset. An interrupt is
generated if ITE is set.
4.5.6.5 Master Sending
The Master waits for the MCU to write in the Data
Register by holding the SCL line low. Then the
byte is received in the shift register and is sent on
the SDA line. The BTF flag is set and an interrupt
is generated if ITE is set.
- Detection of a Stop or of a Start condition during
a byte transfer: the BERR flag is set and an inter-
rupt is generated if ITE is set.
- The Stop bit is set in the Control Register: a Stop
condition is generated after the transfer of the cur-
rent byte, the M/SL flag is cleared and the state
machine is reset. Then an interrupt is generated if
ITE is set.
- The Start bit is set in the Control Register: the
state machine is reset and it starts a new process.
The SB flag is set and an interrupt is generated if
ITE is set.
- There is no acknowledge: the AF flag is set and
an interrupt is generated if ITE is set.
4.5.6.6 Master Receiving
The Master receives a byte from the SDA line into
the shift register and it sends it to the Data Regis-
ter. So, it generates an acknowledge bit if the ACK
bit is set and it generates an interrupt if ITE is set.
Then it waits for the microcontroller to read the
Data Register by holding SCL line low.
- A detection of a Stop or a Start condition during a
byte reception: the flag BERR is set and an inter-
rupt is generated if ITE is set.
- The Stop bit is set in the Control Register: a Stop
condition is generated after the transfer of the cur-
rent byte, the M/SL flag is cleared and the state
machine is reset. Then an interrupt is generated if
ITE is set.
- The Start bit is set in the Control Register: the
state machine is reset and starts a new process.
So, the flag SB is set and an interrupt is generated
if ITE is set.
相關(guān)PDF資料
PDF描述
ST72T85A5Q6 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
ST730C08L3 PHASE CONTROL THYRISTORS
ST730C08L3L PHASE CONTROL THYRISTORS
ST730C12L0 PHASE CONTROL THYRISTORS
ST730C12L0L PHASE CONTROL THYRISTORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST7-28B56 功能描述:電源變壓器 SPLIT BOBBIN HORZ MOUNT XFMR RoHS:否 制造商:Triad Magnetics 功率額定值:12 VA 初級(jí)電壓額定值:115 V / 230 V 次級(jí)電壓額定值:12 V / 24 V 安裝風(fēng)格:SMD/SMT 一次繞組:Dual Primary Winding 二次繞組:Dual Secondary Winding 長(zhǎng)度:2.5 in 寬度:2 in 高度:1.062 in
ST72A 制造商:DGS 功能描述:
ST72C104G1B6 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST72C104G1M1 制造商:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER - Bulk
ST72C104G1M6 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*