參數(shù)資料
型號(hào)： ST7285C
廠商： 意法半導(dǎo)體
英文描述： 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
中文描述： 8位微控制器48,000鐵路發(fā)展策略光盤，3K內(nèi)存，ADC，兩個(gè)定時(shí)器，2個(gè)SPI，I2C和脊髓損傷接口
文件頁數(shù)： 54/117頁
文件大?。?/td> 748K
代理商： ST7285C
54/117
ST7285C
4.5 I
2
C BUS INTERFACE
4.5.1 Introduction
The I
2
C Bus Interface serves as an interface be-
tween the MCU and the serial I
2
C bus. It provides
both multimaster and multislave functions, and
controls all I
2
C bus-specific sequencing, protocol,
arbitration and timing.
4.5.2 General Features
– Parallel bus/I
2
C protocol converter
– Multi-Master capability
– Interrupt generation
– Standard I
2
C mode/Fast I
2
C mode
– 7-bit Addressing/10-bit Addressing
4.5.2.1 I
2
C Master Mode Features:
– Flag indicating when the I
2
C bus is in use
– Flag indicating the loss of arbitration
– Flag indicating the end of the byte transmission
– Transmitter/Receiver flag
– Clock generation
4.5.2.2 I
2
C Slave Mode Features:
– Start bit detection flag
– Detection of a misplaced Start or Stop condition
– Detection of a problem during transfer
– Address Matched detection
– General call detection
– Flag indicating the end of the byte transmission
– Transmitter/Receiver flag
4.5.3 Functional Description
In addition to receiving and transmitting data, this
interface converts it from serial to parallel format
and vice versa, using either an interrupt or polled
handshake. The interrupts are enabled or disabled
by software. The interface is connected to the I
2
C
bus by a data pin (SDA) and by a clock pin (SCL).
It can be connected both with a standard I
2
C bus
and a Fast I
2
C bus. This selection is made by soft-
ware.
The interface can operate in the four following
modes:
– Master transmitter
– Master receiver
– Slave transmitter
– Slave receiver
When it is inactive, it operates in Slave Mode.
This interface enables the multimaster function
thanks to an automatic switch between Master and
Slave mode in the event of a loss of arbitration:the
Slave process is always active when a start condi-
tion is detected on the SDA line. When acting as
Master, it initiates a data transfer and generates
the clock signal. A serial data transfer always be-
gins with a start condition and ends with a stop
condition. Both start and stop conditions are soft-
ware generated in Master mode. In Slave mode,
the interface is capable of recognising its own ad-
dress (7-bit or 10-bit), a general call address or a
start byte. The general call may be enabled or dis-
abled by software.
Data and addresses are transferred as 8-bit bytes,
MSB first. The first byte following the start condi-
tion in 7-bit addressing (two first bytes in 10-bit ad-
dressing) is the address byte; it is always transmit-
ted in Master mode. A 9th clock pulse follows the 8
clock cycles of a byte transfer, during which the re-
ceiver must send an acknowledge bit to the trans-
mitter. Acknowledge may be enabled and disabled
by software.
When in Transmitter mode, the interface waits for
the MCU to write the byte in the Data Register, by
holding the clock line low before transmission;
when in Receiver mode, it waits for the MCU to
read the byte in the Data Register by holding the
clock line low after reception.
The I
2
C Bus Interface has seven internal registers.
Three of these are used for interface initialization
(Own Address Registers and Clock Control Regis-
ter). The remaining four registers are used during
data transmission/reception (Data Register, Con-
trol Register and Status Register).
The SCL frequency (F
scl
) is controlled by a pro-
grammable clock divider which depends on the
I
2
C bus mode. The I
2
C interface address is stored
in two registers (OAR) in order to allow 10-bit ad-
dressing.
The Peripheral Enable bit (bit 6) of the I
2
C Control
Register activates the I
2
C interface and configures
the I/O as I
2
C pins. The speed of the I
2
C interface
may be selected between 100KHz and 400KHz.
When the I
2
C cell is enabled, PA4 and PA6 are
configured as open-drain. In this case, the external
pull-up resistance should be 10K
or more.
When the I
2
C cell is disabled, PA4 and PA6 revert
to being standard I/O port pins.
相關(guān)PDF資料
PDF描述
ST72T85A5Q6 8-BIT MCU FOR RDS WITH 48K ROM, 3K RAM, ADC, TWO TIMERS, TWO SPIs, I2C AND SCI INTERFACES
ST730C08L3 PHASE CONTROL THYRISTORS
ST730C08L3L PHASE CONTROL THYRISTORS
ST730C12L0 PHASE CONTROL THYRISTORS
ST730C12L0L PHASE CONTROL THYRISTORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST7-28B56 功能描述:電源變壓器 SPLIT BOBBIN HORZ MOUNT XFMR RoHS:否 制造商:Triad Magnetics 功率額定值:12 VA 初級(jí)電壓額定值:115 V / 230 V 次級(jí)電壓額定值:12 V / 24 V 安裝風(fēng)格:SMD/SMT 一次繞組:Dual Primary Winding 二次繞組:Dual Secondary Winding 長度:2.5 in 寬度:2 in 高度:1.062 in
ST72A 制造商:DGS 功能描述:
ST72C104G1B6 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ST72C104G1M1 制造商:STMicroelectronics 功能描述:8-BIT MICROCONTROLLER - Bulk
ST72C104G1M6 功能描述:8位微控制器 -MCU Flash 4K SPI RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*