參數(shù)資料
型號(hào): T431616E-7S
廠商: TM Technology, Inc.
英文描述: 1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM
中文描述: 100萬× 16內(nèi)存為512k × 16Bit的X 2Banks同步DRAM
文件頁(yè)數(shù): 11/74頁(yè)
文件大?。?/td> 781K
代理商: T431616E-7S
TE
CH
tm
6
T431616D/E
TM Technology Inc. reserves the right
P. 11
to change products or specifications without notice.
Publication Date: FEB. 2007
Revision: A
Write and AutoPrecharge command (refer to the following figure)
(RAS# = "H", CAS# = "L", WE# = "L", A11 = “V”, A10 = "H", A0-A7 = Column Address)
The Write and AutoPrecharge command performs the precharge operation automatically after the write
operation. Once this command is given, any subsequent command can not occur within a time delay of
{
(burst
length -1) + t
WR
+ t
RP
(min.)
}
. At full-page burst, only the write operation is performed in this command and the
auto precharge function is ignored.
CLK
COMMAND
T0
T 1
T2
T3
T4
T5
T6
T7
T8
NOP
NOP
NOP
NOP
NOP
NOP
NOP
DIN A0
DIN A1
CAS# latency=1
tCK1, DQ's
CAS# latency=2
tCK2, DQ's
CAS# latency=3
tCK3, DQ's
DIN A0
DIN A1
DIN A0
DIN A1
t
DAL
*
*
*
*
t
DAL
=
t
WR
+
t
RP
Begin AutoPrecharge
Bank can be reactivated at completion of
t
DAL
Bank A
Activate
AutoPrecharge
t
DAL
t
DAL
Burst Write with Auto-Precharge
(Burst Length = 2, CAS# Latency = 1, 2, 3)
7
Mode Register Set command
(RAS# = "L", CAS# = "L", WE# = "L", A11 = “V”, A10 = “V”, A0-A9 = Register Data)
The mode register stores the data for controlling the various operating modes of SDRAM. The Mode
Register Set command programs the values of CAS# latency, Addressing Mode and Burst Length in the Mode
register to make SDRAM useful for a variety of different applications. The default values of the Mode Register
after power-up are undefined; therefore this command must be issued at the power-up sequence. The state of pins
A0~A9 and A11 in the same cycle is the data written to the mode register. One clock cycle is required to
complete the write in the mode register (refer to the following figure). The contents of the mode register can be
changed using the same command and the clock cycle requirements during operation as long as both banks are in
the idle state.
相關(guān)PDF資料
PDF描述
T431616E-7SG 1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM
T436416A 4M X 16 SDRAM
T436416A-10S 4M X 16 SDRAM
T436416A-10SG Terminal Block End Barrier; For Use With:AB1 Series Terminal Blocks; Accessory Type:End Barrier; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):Yes RoHS Compliant: Yes
T436416A-6S 4M X 16 SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T431616E-7SG 制造商:TMT 制造商全稱:TMT 功能描述:1M x 16 SDRAM 512K x 16bit x 2Banks Synchronous DRAM
T4322 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIANGULAR TYPE
T4323 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIANGULAR TYPE
T4333 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIANGULAR TYPE
T43331G 制造商:BITECH 制造商全稱:Bi technologies 功能描述:Thick Film Super Low Profile SIP Resistor Networks