參數(shù)資料
型號(hào): T436432B-55SG
廠商: TM Technology, Inc.
英文描述: 2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM
中文描述: 200萬(wàn)× 32內(nèi)存為512k × 32 x 4Banks同步DRAM
文件頁(yè)數(shù): 11/72頁(yè)
文件大?。?/td> 731K
代理商: T436432B-55SG
TE
CH
tm
7
Write and AutoPrecharge command (refer to the following figure)
(RAS# = "H", CAS# = "L", WE# = "L", BS = Bank, A10 = "H", A0-A7 = Column Address)
The Write and AutoPrecharge command performs the precharge operation automatically after the write
operation. Once this command is given, any subsequent command can not occur within a time delay of
{
(burst
length -1) + t
WR
+ t
RP
(min.)
}
. At full-page burst, only the write operation is performed in this command and the
auto precharge function is ignored.
T436432B
TM Technology Inc. reserves the right
P. 11
to change products or specifications without notice.
Publication Date: FEB. 2007
Revision: A
CLK
COMMAND
T0
T 1
T2
T3
T4
T5
T6
T7
T8
NOP
NOP
NOP
NOP
NOP
NOP
NOP
CAS# latency=2
tCK2, DQ's
CAS# latency=3
tCK3, DQ's
DIN A0
DIN A1
DIN A0
DIN A1
*
*
*
t
DAL
=
t
WR
+
t
RP
Begin AutoPrecharge
Bank can be reactivated at completion of
t
DAL
Bank A
AutoPrecharge
t
DAL
t
DAL
Burst Write with Auto-Precharge (Burst Length = 2, CAS# Latency = 2, 3)
8
Mode Register Set command
(RAS# = "L", CAS# = "L", WE# = "L", BS0,1 and A10-A0 = Register Data)
The mode register stores the data for controlling the various operating modes of SDRAM. The Mode
Register Set command programs the values of CAS# latency, Addressing Mode and Burst Length in the Mode
register to make SDRAM useful for a variety of different applications. The default values of the Mode Register
after power-up are undefined; therefore this command must be issued at the power-up sequence. The state of
pins BS0,1 and A10~A0 in the same cycle is the data written to the mode register. One clock cycle is required
to complete the write in the mode register (refer to the following figure). The contents of the mode register can
be changed using the same command and the clock cycle requirements during operation as long as all banks are
in the idle state.
相關(guān)PDF資料
PDF描述
T494D156M025AS SOLID TANTALUM CHIP CAPACITORS<br>(T494 SERIES - Low ESR, Industrial Grade)
T494A334K025AS SOLID TANTALUM CHIP CAPACITORS<br>(T494 SERIES - Low ESR, Industrial Grade)
T494A334K035AS SOLID TANTALUM CHIP CAPACITORS<br>(T494 SERIES - Low ESR, Industrial Grade)
T494B334K050AS LED 5MM QUAD 5V RED PC MNT
T494A334M025AS SOLID TANTALUM CHIP CAPACITORS<br>(T494 SERIES - Low ESR, Industrial Grade)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T436432B-5S 制造商:TMT 制造商全稱:TMT 功能描述:2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM
T436432B-5SG 制造商:TMT 制造商全稱:TMT 功能描述:2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM
T436432B-6S 制造商:TMT 制造商全稱:TMT 功能描述:2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM
T436432B-6SG 制造商:TMT 制造商全稱:TMT 功能描述:2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM
T436432B-7S 制造商:TMT 制造商全稱:TMT 功能描述:2M x 32 SDRAM 512K x 32bit x 4Banks Synchronous DRAM