- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371180 > T8531A T8531A/8532 Multichannel Programmable Codec Chip Set PDF資料下載
參數(shù)資料
| 型號： | T8531A |
| 元件分類： | Codec |
| 英文描述： | T8531A/8532 Multichannel Programmable Codec Chip Set |
| 中文描述： | T8531A/8532多通道可編程解碼器芯片組 |
| 文件頁數(shù)： | 42/50頁 |
| 文件大?。?/td> | 888K |
| 代理商： | T8531A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
42
Agere Systems Inc.
Preliminary Data Sheet
September 2001
Codec Chip Set
T8531A/T8532 Multichannel Programmable
Software Interface
(continued)
Table 41 shows the memory map for the DSP engine ROM. The ROM information is not accessible via the micro-
processor. The total ROM size is 8 Kwords.
Table 41. DSP Engine ROM Memory Map
Address Range
0x0003
0x0008
0x000B
0x0380
0x03B0
0x03B8
0x0400
0x0500
0x0503
0x0600
0x0610
0x0680
0x0690
0x0700
0x0720
0x07A0
0x0860
0x0A80
0x0B00
0x0B60
0x0B80
0x0C00
0x0E00
0x0F00
0x0F10
0x0F20
0x0F30
0x0F40
0x0F60
0x0FFE
Memory Contents
HDS interrupt service routine
Time-slot sync interrupt service routine
Start-up routine
Time segment controller (ts_proc)
Double precision multiply routine
Double precision multiply routine
Transmit path active routine
Receive path active routine
RX path active without reading from the system interface
Transmit path inactive/loopback routine
Transmit path inactive routine
Receive path inactive/loopback routine
Receive path inactive routine
Self-test pass 1 setup (TX)
Self-test pass 2 setup (RX)
Tone generation start-up
Tone detection start-up
Variance calculation
Peak detection routine
dc generation
ROM checker
RAM checker
Variance calculation with TX filters
Simultaneous start-up of tone generator and DFT routine
Simultaneous start-up of tone generator and original variance routine
Routine places TX and RX halves of a time slot into inactive loopback
Places TX and RX halves of a time slot into inactive routine
Routine for copying values in channel coefficient table 0 to all 16-channel tables
Approximate location of HDS code
Checksum for ROM 0x0000 : 0x07FF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T8531 | T8502 and T8503 Dual PCM Codecs with Filters |
| T8532 | T8502 and T8503 Dual PCM Codecs with Filters |
| T8533 | T8533/34 Quad Programmable Line Card Signal Processor |
| T8534 | T8533/34 Quad Programmable Line Card Signal Processor |
| T8535B | T8535B/T8536B Quad Programmable Codec |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T8532 | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8531A/8532 Multichannel Programmable Codec Chip Set |
| T8533 | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8533/34 Quad Programmable Line Card Signal Processor |
| T85331G | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:Thick Film Super Low Profile SIP Resistor Networks |
| T85331J | 制造商:BITECH 制造商全稱:Bi technologies 功能描述:Thick Film Super Low Profile SIP Resistor Networks |
| T8534 | 制造商:AGERE 制造商全稱:AGERE 功能描述:T8533/34 Quad Programmable Line Card Signal Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。