TAS5508
8-Channel Digital Audio PWM Processor
SLES091D – FEBRUARY 2004 – REVISED JULY 2009
www.ti.com
6
Serial-Control I2C Register Summary
.................................................................................... 69 7
Serial-Control Interface Register Definitions
.......................................................................... 73 7.1
Clock Control Register (0x00)
............................................................................................
737.2
General Status Register 0 (0x01)
........................................................................................
737.3
Error Status Register (0x02)
..............................................................................................
747.4
System Control Register 1 (0x03)
........................................................................................
747.5
System Control Register 2 (0x04)
........................................................................................
747.6
Channel Configuration Control Registers (0x05–0x0C)
...............................................................
747.7
Headphone Configuration Control Register (0x0D)
....................................................................
757.8
Serial Data Interface Control Register (0x0E)
..........................................................................
757.9
Soft Mute Register (0x0F)
.................................................................................................
767.10
Automute Control Register (0x14)
.......................................................................................
777.11
Automute PWM Threshold and Back-End Reset Period Register (0x15)
..........................................
787.12
Modulation Index Limit Register (0x16)
.................................................................................
797.13
Interchannel Delay Registers (0x1B–0x22)
.............................................................................
797.14
Channel Offset Register (0x23)
..........................................................................................
797.15
Bank-Switching Command Register (0x40)
.............................................................................
797.16
Input Mixer Registers, Channels 1–8 (0x41–0x48)
....................................................................
807.17
Bass Management Registers (0x49–0x50)
.............................................................................
847.18
Biquad Filter Register (0x51–0x88)
......................................................................................
847.19
Bass and Treble Bypass Register, Channels 1–8 (0x89–0x90)
.....................................................
857.20
Loudness Registers (0x91–0x95)
........................................................................................
857.21
DRC1 Control Registers, Channels 1–7 (0x96)
........................................................................
857.22
DRC2 Control Register, Channel 8 (0x97)
..............................................................................
877.23
DRC1 Data Registers (0x98–0x9C)
.....................................................................................
877.24
DRC2 Data Registers (0x9D–0xA1)
.....................................................................................
877.25
DRC Bypass Registers (0xA2–0xA9)
....................................................................................
887.26
8
=2 Output Mixer Registers (0xAA–0xAF)
.............................................................................
887.27
8
=3 Output Mixer Registers (0xB0–0xB1)
.............................................................................
897.28
Volume Biquad Register (0xCF)
..........................................................................................
917.29
Volume, Treble, and Bass Slew Rates Register (0xD0)
..............................................................
927.30
Volume Registers (0xD1–0xD9)
..........................................................................................
927.31
Bass Filter Set Register (0xDA)
..........................................................................................
947.32
Bass Filter Index Register (0xDB)
.......................................................................................
957.33
Treble Filter Set Register (0xDC)
........................................................................................
957.34
Treble Filter Index (0xDD)
.................................................................................................
977.35
AM Mode Register (0xDE)
................................................................................................
977.36
PSVC Range Register (0xDF)
............................................................................................
997.37
General Control Register (0xE0)
.........................................................................................
997.38
Incremental Multiple-Write Append Register (0xFE)
...................................................................
998
TAS5508 Example Application Schematic
............................................................................ 101 Contents
4