- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98229 > THS8083APZPG4 (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | THS8083APZPG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封裝： | GREEN, PLASTIC, HTQFP-100 |
| 文件頁數(shù)： | 19/63頁 |
| 文件大?。?/td> | 320K |
| 代理商： | THS8083APZPG4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁
313
3.11.9 Register Name: SELCLK
Subaddress: 08 (R/W)
X
SELCLK1
SELCLK0
MSB
LSB
SELCLK[1..0]:
Selects a clock divider on the DTO output, as shown below:
Default: 0x01, corresponds to DTO divider = 2
Depending on the desired output clock frequency, SELCLK must be programmed as follows for VCODIV=8:
SEL_CLK[1..0]
DIVIDER CLKDIV
Output Clock Range (MHz)
00
Illegal
01 (default)
2
107 57.5
10
4
57.5 28.5
11
8
28.5 14.25
When an output frequency lower than 14.25 MHz is desired, VCODIV needs to be lowered to 7. For a given VCODIV
and desired output frequency, the NOM_INC setting changes as follows according to the formula in Appendix A.
3.11.10 Register Name: PHASESEL
Subaddress: 09 (R/W)
X
PHASESEL4
MSB
LSB
PHASESEL3
PHASESEL2
PHASESEL1
PHASESEL0
PHASESEL[4..0]:
Sets the phase for the DTO clock output
Default: 0x10, corresponding to a phase shift = 180 degrees
3.11.11 Register Name: PLLFILT
Subaddress: 0A (R/W)
X
GAIN_N2
MSB
LSB
GAIN_N1
GAIN_N0
GAIN_P2
GAIN_P1
GAIN_P0
GAIN_N[2..0]:
PLL gain control: Sets the loop filter proportional time constant
Default: 0x7 (highest gain – lowest time constant)
GAIN_P[2..0]:
PLL gain control: Sets the loop filter integrator time constant
Default: 0x7 (highest gain – lowest time constant)
NOTE: The higher the PLL gain setting, the less critical the initial DTO programming becomes since the device will
have a wider lock-in range. However, once lock is acquired, any jitter on HS is amplified. Therefore, for high
jitter sources, it is recommended to apply more filtering once lock is acquired to filter out this HS jitter.
3.11.12 Register Name: HS_WIDTH
Subaddress: 0B (R/W)
HS_WIDTH7
MSB
LSB
HS_WIDTH6
HS_WIDTH5
HS_WIDTH4
HS_WIDTH3
HS_WIDTH2
HS_WIDTH1
HS_WIDTH0
HS_WIDTH[7..0]:
Sets the width in pixels for HS detection. If the width of the incoming HS is less than this number, it is ignored.
The width in pixels of an incoming HS is incremented at each pixel following the active edge (of which the
polarity can be programmed, see HS_POL)
Default: 0x00
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| THS8083CPZP | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| THS8133ACPHP | PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48 |
| THS8133BCPHP | PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48 |
| THS8133BCPHPG4 | PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48 |
| THS8133CPHP | PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| THS8083CPZP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| THS8083EVM | 制造商:Texas Instruments 功能描述:THS8083EVM - Bulk |
| THS8083T | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Triple 8-Bit, 80 MSPS, 3.3-V Video and Graphics Digitizer With Digital PLL |
| THS8-10R-D | 制造商:Thomas & Betts 功能描述:CATAMOUNT CABLE TIES |
| THS8133 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION WITH TRI-LEVEL SYNC GENERATION |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。