- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98229 > THS8083APZPG4 (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | THS8083APZPG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封裝： | GREEN, PLASTIC, HTQFP-100 |
| 文件頁數(shù)： | 49/63頁 |
| 文件大?。?/td> | 320K |
| 代理商： | THS8083APZPG4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁
A1
Appendix A
PLL Formulas and Register Settings
If:
F(XTL) = frequency of external crystal or master clock connected to XTL1 input of THS8083A
F(VCO) = frequency of THS8083Ainternal VCO
F(DTO) = frequency of THS8083Ainternal DTO
F(DTOCLK) = frequency of externally available DTO clock output
F(HS) = frequency of HS input
CLKDIV = clock output divider setting
VCODIV = feedback divider in THS8083Ainternal analog PLL loop
TERMCNT = feedback divider in THS8083Ainternal digital PLL loop
DTO_INC = DTO increment (when NOM_INC is programmed, DTO_INC is initialized to NOM_INC)
Then:
F(VCO) = F(XTL) x VCODIV
F(DTO) = 32 x F(VCO) / DTO_INC
F(DTOCLK) = F(DTO) / CLKDIV
And, if PLL is locked:
F(DTOCLK) = TERMCNT * F(HS)
Summarizing:
DTO_INC = [32xF(XTL)xVCODIV] / [F(DTOCLK)xCLKDIV]
The formats of DTO_INC and NOM_INC:
Both are 33-bit values consisting of a 6-bit integer and a 27-bit fractional part. So, in hexadecimal notation,
the value is between 00.0000000hex and 3F.7FFFFFFhex. The decimal value of the increment is: <integer
part>.<fractional part interpreted as integer value>x2^(27). This means, to arrive at the decimal value of
the increment:
1.
Interpret the 6 MSBs as an integer value
2.
Interpret the 27 LSBs expressed as a decimal integer value and multiply this by 2^(27) to arrive at a
fractional value
3.
Add 1 and 2.
Additional restrictions:
NOM_INC must be within the range [16,32]. During an unlocked condition of the PLL (e.g., during video
format changes), the user needs to take care that the instantaneous DTO increment does not go outside
this valid range. This can be achieved by monitoring the SYNC_DETECT register bit (for no video input)
and the LOCK pin (for unlock) and disabling the PFD (DISABLE_PFD register bit) when no video input or
unlock is detected. This will keep the DTO operting at the nominal frequency. This update must be done
within a few PFD updates (i.e., within a few video line periods) to avoid the DTO from drifting outside its
valid range. When drifting outside this range, the DTO output might become unstable or absent. Since the
I2C interface requires a valid DTO clock, I2C communication errors will occur (no I2C ACK) when a stable
DTO clock is lost. When this happens, a hardware reset (/RESET pin) will be needed to recover.
CLKDIV must be chosen for different output clock frequency ranges as shown in register map description
for SEL_CLK.
相關PDF資料 |
PDF描述 |
|---|---|
| THS8083CPZP | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| THS8133ACPHP | PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48 |
| THS8133BCPHP | PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48 |
| THS8133BCPHPG4 | PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48 |
| THS8133CPHP | PARALLEL, WORD INPUT LOADING, 0.005 us SETTLING TIME, 10-BIT DAC, PQFP48 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| THS8083CPZP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| THS8083EVM | 制造商:Texas Instruments 功能描述:THS8083EVM - Bulk |
| THS8083T | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Triple 8-Bit, 80 MSPS, 3.3-V Video and Graphics Digitizer With Digital PLL |
| THS8-10R-D | 制造商:Thomas & Betts 功能描述:CATAMOUNT CABLE TIES |
| THS8133 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:TRIPLE 10-BIT, 80 MSPS VIDEO D/A CONVERTER WITH TRI-LEVEL SYNC GENERATION WITH TRI-LEVEL SYNC GENERATION |
發(fā)布緊急采購，3分鐘左右您將得到回復。