- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98252 > TLV2553IDWRQ1 (TEXAS INSTRUMENTS INC) 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 PDF資料下載
參數(shù)資料
| 型號： | TLV2553IDWRQ1 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| 封裝： | GREEN, PLASTIC, SOIC-20 |
| 文件頁數(shù)： | 22/28頁 |
| 文件大?。?/td> | 414K |
| 代理商： | TLV2553IDWRQ1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁
www.ti.com ..................................................................................................................................................................................................... SLAS579 – APRIL 2009
TERMINAL FUNCTIONS
TERMINAL
I/O
DESCRIPTION
NAME
NO.
AIN0–AIN10
1–9, 11, 12
I
Analog input. These 11 analog-signal inputs are internally multiplexed.
Chip select. A high-to-low transition on CS resets the internal counters and controls and
CS
15
I
enables DATA OUT, DATA IN, and I/O CLOCK. A low-to-high transition disables DATA IN and
I/O CLOCK within a setup time.
Serial data input. The 4-bit serial data can be used as address selects the desired analog input
channel or test voltage to be converted next, or a command to activate other other features.
DATA IN
17
I
The input data is presented with the MSB (D7) first and is shifted in on the first four rising
edges of the I/O CLOCK. After the four address/command bits are read into the command
register CMR, I/O CLOCK clocks the remaining four bits of configuration in.
3-state serial output for the A/D conversion result. DATA OUT is in the high-impedance state
when CS is high and active when CS is low. With a valid CS, DATA OUT is removed from the
DATA OUT
16
O
high-impedance state and is driven to the logic level corresponding to the MSB/LSB value of
the previous conversion result. The next falling edge of I/O CLOCK drives DATA OUT to the
logic level corresponding to the next MSB/LSB, and the remaining bits are shifted out in order.
End-of-convertions status. Used to indicate the end of conversion (EOC) to the host processor.
EOC
19
O
EOC goes from a high to a low logic level after the falling edge of the last I/O CLOCK and
remains low until the conversion is complete and the data is ready for transfer.
Ground. GND is the ground return terminal for the internal circuitry. Unless otherwise noted, all
GND
10
voltage measurements are with respect to GND.
Input /output clock. I/O CLOCK receives the serial input and performs the following four
functions:
1.
It clocks the eight input data bits into the input data register on the first eight rising edges
of I/O CLOCK with the multiplexer address available after the fourth rising edge.
2.
On the fourth falling edge of I/O CLOCK, the analog input voltage on the selected
I/O CLOCK
18
I
multiplexer input begins charging the capacitor array and continues to do so until the last
falling edge of I/O CLOCK.
3.
The remaining 11 bits of the previous conversion data are shifted out on DATA OUT.
Data changes on the falling edge of I/O CLOCK.
4.
Control of the conversion is transferred to the internal state controller on the falling edge
of the last I/O CLOCK.
Positive reference voltage The upper reference voltage value (nominally VCC) is applied to
REF+
14
I/O
REF+. The maximum analog input voltage range is determined by the difference between the
voltage applied to terminals REF+ and REF–.
Negative reference voltage. The lower reference voltage value (nominally ground) is applied to
REF–
13
I/O
REF–. This pin is connected to analog ground (GND of the ADC) when internal reference is
used.
VCC
20
Positive supply voltage
Copyright 2009, Texas Instruments Incorporated
3
Product Folder Link(s): TLV2553-Q1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV2556IDWRG4 | 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLV2556IPW | 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLV2556IDWR | 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLV2556IPWR | 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLV2556IDW | 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV2553IPW | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 200 KSPS 11 Ch Lo-Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV2553IPWG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 200 KSPS 11 Ch Lo-Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV2553IPWR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 200 KSPS 11 Ch Lo-Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV2553IPWRG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-Bit 200 KSPS 11 Ch Lo-Pwr RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TLV2553IPWRQ1 | 功能描述:12 Bit Analog to Digital Converter 11 Input 1 SAR 20-TSSOP 制造商:texas instruments 系列:- 包裝:剪切帶（CT） 零件狀態(tài):有效 位數(shù):12 采樣率（每秒）:200k 輸入數(shù):11 輸入類型:單端 數(shù)據(jù)接口:SPI 配置:MUX-S/H-ADC 無線電 - S/H:ADC:1:1 A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):SAR 參考類型:外部 電壓 - 電源，模擬:2.7 V ~ 5.5 V 電壓 - 電源，數(shù)字:2.7 V ~ 5.5 V 特性:- 工作溫度:-40°C ~ 85°C 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:20-TSSOP 標(biāo)準包裝:1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。