參數(shù)資料
型號(hào): TLV320AIC10IGQER
廠商: TEXAS INSTRUMENTS INC
元件分類(lèi): 消費(fèi)家電
英文描述: SPECIALTY CONSUMER CIRCUIT, PBGA80
封裝: MICRO, PLASTIC, BGA-80
文件頁(yè)數(shù): 13/57頁(yè)
文件大?。?/td> 454K
代理商: TLV320AIC10IGQER
2–6
2.2
Reset and Power-Down Functions
2.2.1
Software and Hardware Reset
The TLV320AIC10 resets the internal counters and registers in response to either of two events:
A low-going reset pulse is applied to terminal RESET
A 1 is written to the programmable-software reset bit (D3 of control register 1)
Either event resets the control registers and clears all the sequential circuits in the device. Reset signals should be
at least six master-clock periods long. It is recommended to synchronize the reset signal with the master clock in
master/slave cascade, and to tie all reset pins together. For devices in cascade, it takes at least two FS cycles to apply
software reset to all devices, with the master being always programmed last.
2.2.2
Software and Hardware Power Down
With the exception of the digital interface, the device enters the power-down mode when D1 and D2 in control register
3 are set to 1. When PWRDWN is taken low, the entire device is powered down. In either case, the register contents
are preserved and the output of the monitor amplifier is held at the midpoint voltage to minimize pops and clicks.
The amount of power drawn during software power down is higher than it is during a hardware power down because
of the current required to keep the digital interface active. Additional differences between software and hardware
power-down modes are detailed in the following paragraphs. Figure 2–7 represents the internal power-down logic.
PWRDWN
Software Power Down
(For Control Register 3, D1 & D2)
D1 and D2 Are
Programmed Through a
Secondary Write
Operation
Internal TLV320AIC10
Figure 2–7. Internal Power-Down Logic
2.2.2.1 Software Power Down
When D1 and D2 of control register 3 are set to 1, TLV320AIC10 enters the software power-down mode. In this state,
the digital-interface circuit is still active, while the internal ADC and DAC channels and differential outputs OUTP and
OUTM are disabled, and DOUT and FSD are inactive. Register data in secondary serial communications is still
accepted, but data in primary serial communications is ignored. The device returns to normal operation when D1 and
D2 of control register 3 are reset.
2.2.2.2 Hardware Power Down
When PWRDWN is held low, the device enters the hardware power-down mode. In this state, the internal-clock
control circuit and the differential outputs OUTP and OUTM are disabled. All other digital I/Os are either disabled, or
remain in the same state they were in immediately before power down. DIN can not accept any data input. The device
can only be returned to normal operation by taking and holding PWRDWN high. When not holding the device in the
hardware power-down mode, PWRDWN should be tied high.
相關(guān)PDF資料
PDF描述
TLV320AIC11C SPECIALTY CONSUMER CIRCUIT, PQFP48
TLV320AIC11I SPECIALTY CONSUMER CIRCUIT, PQFP48
TLV320AIC11CPFB SPECIALTY CONSUMER CIRCUIT, PQFP48
TLV320AIC11IPFB SPECIALTY CONSUMER CIRCUIT, PQFP48
TLV320AIC11CPFBG4 SPECIALTY CONSUMER CIRCUIT, PQFP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV320AIC10IPFB 功能描述:接口—CODEC 16-Bit 22-KSPS DSP Codec RoHS:否 制造商:Texas Instruments 類(lèi)型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類(lèi)型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC10IPFBG4 功能描述:接口—CODEC 18-Bit Regstr Bus Trncvr W/3-St Otpt RoHS:否 制造商:Texas Instruments 類(lèi)型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類(lèi)型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC10PFB 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:General-Purpose 3V to 5.5V 16-bit 22-KSPS DSP CODEC
TLV320AIC11 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:General-Purpose Low-Voltage 1.1V to 3.6V/0 16-bit 22-KSPS DSP CODEC
TLV320AIC1103 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:PCM CODEC